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Robust and Traffic Aware Medium Access Control
Mechanism for Energy-Efficient mm-Wave Wireless
Network-on-Chip Architectures
By
Naseef Mansoor
ABSTRACT
To cater to the performance/watt needs, processors with multiple processing cores on the
same chip have become the de facto design choice. In such multicore systems, Network-on-Chip
(NoC) serves as a communication infrastructure for data transfer among the cores on the chip.
However, conventional metallic interconnect based NoCs are constrained by their long multi-hop
latencies and high power consumption, limiting the performance gain in these systems. Among,
different alternatives, due to the CMOS compatibility and energy-efficiency, low-latency wireless
interconnect operating in the millimeter wave (mm-wave) band is nearer term solution to this
multi-hop communication problem. This has led to the recent exploration of millimeter-wave (mmwave) wireless technologies in wireless NoC architectures (WiNoC).
To realize the mm-wave wireless interconnect in a WiNoC, a wireless interface (WI)
equipped with on-chip antenna and transceiver circuit operating at 60GHz frequency range is
integrated to the ports of some NoC switches. The WIs are also equipped with a medium access
control (MAC) mechanism that ensures a collision free and energy-efficient communication
among the WIs located at different parts on the chip. However, due to shrinking feature size and
complex integration in CMOS technology, high-density chips like multicore systems are prone to
manufacturing defects and dynamic faults during chip operation. Such failures can result in
iv

permanently broken wireless links or cause the MAC to malfunction in a WiNoC. Consequently,
the energy-efficient communication through the wireless medium will be compromised.
Furthermore, the energy efficiency in the wireless channel access is also dependent on the traffic
pattern of the applications running on the multicore systems. Due to the bursty and self-similar
nature of the NoC traffic patterns, the traffic demand of the WIs can vary both spatially and
temporally. Ineffective management of such traffic variation of the WIs, limits the performance
and energy benefits of the novel mm-wave interconnect technology. Hence, to utilize the full
potential of the novel mm-wave interconnect technology in WiNoCs, design of a simple, fair,
robust, and efficient MAC is of paramount importance.
The main goal of this dissertation is to propose the design principles for robust and trafficaware MAC mechanisms to provide high bandwidth, low latency, and energy-efficient data
communication in mm-wave WiNoCs. The proposed solution has two parts. In the first part, we
propose the cross-layer design methodology of robust WiNoC architecture that can minimize the
effect of permanent failure of the wireless links and recover from transient failures caused by single
event upsets (SEU). Then, in the second part, we present a traffic-aware MAC mechanism that can
adjust the transmission slots of the WIs based on the traffic demand of the WIs. The proposed
MAC is also robust against the failure of the wireless access mechanism. Finally, as future research
directions, this idea of traffic awareness is extended throughout the whole NoC by enabling
adaptiveness in both wired and wireless interconnection fabric.
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Chapter 1
INTRODUCTION
1.1 Multicore Systems
Scaling of transistors following Moore’s law has resulted in improving the performance of
uniprocessor systems. However, to meet the increasing frequency demand with technology
scaling, transistor threshold voltage also scaled aggressively. This resulted in higher subthreshold
leakage increasing the power dissipation [1]. The power problem was aggravated further as
processor designs dynamically extracted extra performance from the instruction streams
(increasing instruction level parallelism) [2]. Hence with each processor generation, the power
consumed by the processors also increased. This trend is observable from Fig. 1.1 that illustrates
the power consumption of different Intel processors from 1971 to 2008. Here, green bars indicate
power within tolerable power budget and red signifies excess power due to sub-threshold leakage.

Fig. 1.1. Total power of Intel microprocessors following Moore’s law [1].
1

Hence, it can be seen from the Fig. 1.1, processor design needed to overcome the challenge of
increasing power while satisfying the ever-growing computational demand imposed by the
application domains like weather forecasting, astrophysics, bioinformatics, computer graphics and
many others. The multicore system emerged as a solution to this energy and performance problem
of the uniprocessor systems. In a multicore system, two or more simple processing cores are
integrated on the same die. Tasks are executed in parallel on the cores providing higher
performance compared to the uniprocessors. The power consumption of the multicore system is
also reduced as a slower clock operates each core. Intel's 80 core Polaris [3] and 48 core Singlechip Cloud Computer (SCC) [4], Tilera's 64 core TILE64 [5] are some mentionable examples of
such multicore systems. However, the complexity of designing such multicore systems is
exacerbated by the increasing communication delay due to between the cores due to the nonscalable global wires [6]. This made traditional bus-based interconnection fabrics like the ARM
AMBA [7], and the IBM CoreConnect [8] incompatible with multicore systems integrating a large
number of cores. Moreover, the ever-increasing integration of cores in multicore systems for
achieving higher performance paired with the non-scalable bus based interconnection fabric have
lead chip designers to explore new global interconnection architectures, giving rise to the Networkon-Chip (NoC) paradigm.

1.2 Network on Chip
The Network-on-Chip (NoC) paradigm emerged as an enabling methodology for
interconnecting hundreds of cores on the same die. By designing a separate scalable
interconnection fabrics to support high-speed communication between cores [9] [10], NoC has
captured the attention of both the academia and the industry. The NoC separates the computational
2

cores from the interconnection and communication needs, and provides a scalable plug-and-play
network for data communication. The common characteristic of these NoC architectures is that the
processor/storage intellectual property (IP) blocks communicate with each other through switches
and links as shown in Fig. 1.2. Generally, wormhole switching is adopted for NoC’s, which breaks
down a packet into fixed length flow control units or flits. The first flit or the header contains
routing information that helps to establish a path from the source to destination, which is
subsequently followed by all the other payload flits. The length of the interconnect between the
intelligent NoC switches are kept within a limit so that the pipelined structure in the entire
communication fabric is maintained and the cores can communicate in less than a clock cycle.
Thus, delay on wires is bounded by an upper limit irrespective of the size of the network. Some
common NoC topologies used today are the mesh, the folded-torus and the butterfly fat-tree [11].
The origin of these topologies can be traced back to literature on parallel computing. However, in
addition to just throughput and latency constraints as in multiprocessing environments, the
designers of a NoC also need to consider energy consumption constraints.

1.3 Emerging Interconnection Paradigms
Traditional NoC architectures are based on planar metallic interconnect. Due to the multihop communication over the metallic interconnect in the conventional NoC architectures; the
energy required to route the packets is high, and the gain in performance is also limited. Such
multi-hop based communication will limit the performance benefit of future multicore systems
that requires integration of 100X more cores than the current state-of-the-art systems [12]. To
alleviate this problem, long range metal wires in a planar mesh based NoC [13] and ultra-lowlatency and low-power express channels between communicating cores [14] have been explored
3

Fig. 1.2. A regular tile based Mesh NoC architecture.
in recent time. However, the performance gain of these approaches is limited due to
metal/dielectric based interconnection. Hence, to enhance the performance of conventional NoC
architectures few radically different interconnection technologies such as on-chip photonic

interconnect [15], multi-band RF transmission line interconnects (RFI) [16], and wireless
interconnects [17] are currently being explored. Opportunities with 3D stacking multiple active layers
on top of each other and integrating them using through silicon vias (TSVs) is also being studied
[18]. Although these novel interconnection technologies can achieve both low latency and low power
dissipation, they have their own challenges to overcome. Here, we discuss each of these emerging
interconnect technologies in brief.

Photonic Interconnect
The on-chip photonic interconnect is implemented using on-chip optical waveguides, microring resonators, and laser sources. With the data transmissions occurring at the speed of light, the

4

optical interconnect have been predicted to enhance the bandwidth and reduce latency [19]
considerably. Due to the low loss, seen in the optical waveguides, regeneration or buffering is not
required to ensure reliable data transmission through the photonic interconnects. However, the
technological intricacy involved in manufacturing the photonic devices and integrating them with
silicon-compatible circuits under area, power and delay constraints is a non-trivial challenge.

RF Interconnect
Multiband RF interconnects use wires as transmission lines to transfer data in the form of
electromagnetic (EM) waves. The data is modulated onto a carrier using amplitude or phase shift
keying [16]. Using this method of interconnection, bandwidth of conventional wires can be increased
using multiple access techniques resulting in low latency data transfer at the speed of light via EM
waves. Multiband RF interconnects are limited by the design of high frequency oscillators and filters
on the chip for the transceivers.

Wireless Interconnect
On-chip wireless interconnect is a promising alternative to the performance limitations seen by
long-distance wired links [20][21][22]. On-chip wireless transceivers enable long distance, high
bandwidth and low latency communication over long range paths. The absence of the need for physical
interconnection layouts makes wireless interconnects stand out from other emerging interconnects.

3D Integration
Three-dimensional integration is advantageous due to (1) shorter inter-layer channel, (2)
reduced number of hops and (3) increased bandwidth density. Integration of the stacked active
layers are realized using TSVs that are metallic interconnects passing through the silicon substrate.
However, the performance advantages of three-dimensional integration come at the cost of an
5

increase in the power generated per unit surface area as well as in the peak temperature [23].
Fabrication of 3D interconnections is also proven to be challenging due to the issues with interlayer alignments, bonding, inter-layer contact patterning, and testing [24]. Furthermore, for
evaluating the cost and complexity trade-off early in the design cycle, EDA tools linking
architecture level analysis with 3D physical planning is required [25].

1.4 Wireless Interconnect Design Challenges
As discussed in the previous section, manufacturing difficulties and design complexities of
emerging interconnect technologies such as photonic interconnect, RF interconnect, and 3D
integration limits their realization as a backbone for on-chip communication. However, it is
necessary to address the limitations of planar metal interconnect-based NoCs. The on-chip wireless
links are seen as a step towards this direction. Over the past few years, there have been considerable
efforts in the design and fabrication of on-chip miniature antennas operating in the range of tens
of GigaHertz to hundreds of TeraHertz, opening up the possibility of designing on-chip wireless
links [17][26][27]. Recent advances in the design of CMOS Ultra-Wide Band (UWB) technology
[28] and the feasibility of designing on-chip wireless communication network with miniature
antennas and simple transceivers that operate in the sub-THz range of 100-500 GHz has been
demonstrated [29]. However, due to the use of impulse based transceivers such wireless links can
carry data over a millimeter range only. It is possible to increase the transmission frequencies to
the THz range with the use of nanoscale antennas based on carbon nanotubes (CNTs) [27] and
graphene [31]. However, integration of such antennas with the current CMOS process is a
challenging task. On the other hand, CMOS compatible wireless shortcuts operating in the
millimeter-wave (mm-wave) frequencies [20] are shown to be able to communicate between
6

wireless interfaces (WIs) deployed across a die. The two most important components of a WI are
an antenna and a transceiver. Recent investigations have established characteristics of the silicon
integrated on-chip antenna operating in the mm-wave range of a few tens to one hundred GHz,
and it is now a viable technology [30]. The on-chip antenna has to provide the best power gain for
the smallest area overhead. A metal zigzag antenna [17] has been demonstrated to possess these
characteristics. Moreover, such antennas are CMOS compatible. Due to this CMOS compatibility,
fabrication of such technology is inexpensive and is a more near-term solution compared to the
CNT or graphene based antennas.
In mm-wave technology, the bandwidth of the wireless channel is limited by the state-ofthe-art in transceiver design. Design of multiple non-overlapping channels enabling Frequency
Division Multiple Access (FDMA) is a non-trivial challenge from the perspective of transceiver
design, and the number of concurrent channels is not easily scalable. Consequently, multiple WIs
need to share the wireless bandwidth for data communication. Thus, to ensure the energyefficiency and performance benefits of the wireless interconnect, it is important to utilize the
wireless bandwidth efficiently. A medium access control (MAC) mechanism is responsible for
ensuring an efficient utilization of the wireless bandwidth by managing the access to wireless
channel among the WIs. However, unlike macro networks, MAC mechanism enabling collision
free and efficient utilization of the wireless channel in an on-chip environment is constrained by
area, power and buffer overheads. Due to these restrictions, complex MAC mechanisms used in
conventional networks are not suitable for wireless NoC architectures (WiNoCs). Hence, the
design of efficient, low-overhead, and fair MAC mechanism is considered as one of the critical
challenges for WiNoCs [32]. To achieve this goal, simple and distributed MAC mechanisms such
as ALOHA [33], carrier sense multiple access (CSMA) [33], Token based Time Division Multiple
7

Access (TDMA) [20] and Code Division Multiple Access (CDMA) [36] mechanisms for WiNoCs
has been explored in recent time. Among these MAC mechanisms, due to distributed and lowoverhead implementation and fairness in channel access, a token passing based Time Division
Multiple Access (T-MAC) is adopted in many WiNoC architectures [20][34][35].
In the token passing MAC, the WIs are organized in a virtual ring. A token granting access
to transmit through the wireless medium circulates between the WIs following this token ring. The
token is passed using the wireless medium in form of a token packet containing an identification
of the token, and the identification of the WI where the token is passed. The identification of the
token is required to separate such control packet from data. On the other hand, as the wireless
medium is shared and the token is received by all the WIs, the identification of the WI field is used
to set the token bit at a particular WI (i.e. next WI in the token ring). The token bit, when set,
signifies the possession of the token by a particular WI and hence its’ right to transmit through the
wireless medium. Once the WI with this bit set transmits a predetermined number of packets, it
resets this bit and passes the token to the next WI in the ring. Exchanging the token using the
wireless medium eliminates the need for centralized control, synchronization, and arbitration
among the transceivers located in distant parts of the die. However, such simple mechanism can
fail due to permanent failures of the antenna elements or due to transient failures in the token
register or in the transmission of token packet. A permanent failure of the antenna element can
result from manufacturing defects caused by random fault and process variation. These defects can
distort the shape of metallic structures in CMOS process [37]. Antenna elements fabricated using
metal structures can suffer from such distortion. This in turn results in loss of tuning of the antenna
element to the specific carrier frequency. Such loss of tuning essentially makes the antenna unable
to communicate using the wireless channel resulting in permanently broken wireless links. On the
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other hand, due to shrinking feature size augmented by on-chip wireless transmission, the issue of
transient failures in data transmission and memory elements are anticipated to be significant [38].
The high frequency mm-wave transceivers are vulnerable to noise and this can result in a failure
in wireless transmission. Due to such failure, the token circulating among the wireless interfaces
(WIs) can get lost. Moreover, SEU can flip the content of token register, disabling or duplicating
the token at multiple WIs. These failures of the wireless interconnect will degrade the energy and
performance benefits for communicating between distant cores using this novel interconnect
technology. Furthermore, the WiNoC architectures are designed to satisfy the traffic needs of the
applications running on the multicore system while consuming lower energy. The pattern of
communication and the volume of data transferred through the wireless medium depends on the
applications. Consequently, the energy and performance gains due to the wireless interconnect are
also dependent on the application running on a multicore system. Even for the same application,
due to bursty and self-similar traffic pattern, the traffic demand through the NoC components
(switches and links) can vary both temporally and spatially [39][40]. This causes sudden and
significant variations in the traffic demands on the WIs that provides energy-efficient
communication through the wireless channel [41]. Such variation is expected to be significant in
future heterogeneous multicore systems integrating CPU, GPU, Memory and custom logic fabrics
like ASICs [42]. If the wireless channel access is agnostic of such variation, transceiver energy is
wasted when no flit is transferred through the wireless channel. Hence, to ensure the energy
efficiency in on-chip data transfer over the wireless channel, it is necessary to both address the
issue of dynamic adjustment of the WI transmission opportunities as well as ensuring the
robustness of the medium access while maintaining connectivity and correct operation.
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1.5 Summary of Research Objectives
1. Designing a robust mm-wave WiNoC architecture: The primary goal of this research is to
develop design methodologies for robust and failure-resistant WiNoC architecture that can recover
from the failures of the wireless links. To reduce the effect of failure, we intend to design a WiNoC
topology that is resilient against the failure of the wireless interconnect. Furthermore, to recover
from transient failures in the wireless fabric, a robust MAC mechanism that will help in recovering
from the failures of the token based MAC will be designed. Also, a low-overhead error correction
codec will be developed to improve the reliability in wireless data transfer. To evaluate the
effectiveness of the proposed WiNoC architecture in terms of performance and energy-efficiency,
a comparative study will be conducted with the state-of-the-art WiNoC architectures. An overhead
analysis for the solution will be presented for evaluating the design trade-off for the proposed
WiNoC architecture.
2. Designing a traffic-aware MAC mechanism to enable robust and energy-efficient wireless
communication under varying loads: NoC architectures for general purpose multicore systems
should be able to cater to the traffic needs of a wide variety of applications. These application
based traffic patterns have varying injection loads as well as different spatio-temporal
characteristics. Due to this variation, the traffic demand of the WIs in a WiNoC will vary both
spatially and temporally. Effective sharing of the wireless medium among the WIs can not only
help in better utilizing the wireless channel but also will improve the performance and energy
efficiency of the entire communication fabric. The goal of this research is to design a traffic-aware
MAC scheme that can dynamically and efficiently manage the access to the wireless channel
among the WIs. In order to predict the traffic demand of the WIs a low-overhead prediction
10

mechanism will be developed. To further improve the utilization of the wireless interconnect and
reduce the buffer overhead at the WIs a modified wormhole flow control mechanism allowing
partial packet transfer will be developed. The proposed MAC should also be robust against the
failure of the wireless communication fabric. Furthermore, a comparative study demonstrating the
effectiveness of the proposed MAC in terms of performance and energy-efficiency will be
conducted.

1.6 Contributions
In this dissertation, we develop the design principles, and methodologies for designing
robust and traffic aware MAC mechanisms to ensure reliable and efficient communication over
the energy-efficient mm-wave wireless interconnects in a WiNoC. The major contribution of this
dissertation can be summarized as below:
o Designing a robust mm-wave WiNoC architecture


Propose an optimization metric to distribute traffic uniformly across
different NoC elements (i.e. links and switches).



Present the design of a Token Management Unit (TMU) to recover from
different token failure scenarios.



Enhance the reliability of the WiNoC architectures through single error
correction coding.



Conduct comparative study between the proposed and other WiNoC
architectures for both synthetic and application specific traffic pattern in
different token failure scenarios.



Evaluate the overheads for the proposed TMU and single error correction
codes.

o Designing a traffic-aware MAC mechanism to enable robust and energy
efficient wireless communication under different traffic loads
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Design of a low complexity and accurate traffic tracking mechanism that
can predict the traffic demand of a WIs.



Propose two dynamic MAC mechanisms that can adjust the slot durations
based on the predicted traffic demand.



Propose a robustness mechanism for the dynamic MACs to recover from
the failure in the wireless communication fabric.



Propose an appropriate wormhole switching mechanism for the dynamic
MACs allowing partial packet transmission.



Evaluate and compare the proposed MAC mechanism with different stateof-the-art MAC mechanisms for various synthetic and application based
traffic patterns.

1.7 Dissertation Organization
The dissertation is organized in five chapters. This chapter introduces the challenges for
designing medium access control mechanisms and an overview of the possible means of
addressing those issues. Chapter 2 discusses the background and summarizes the current state of
knowledge in this field. Chapter 3 presents a cross-layer robust and failure-resistant design
methodology for WiNoC architectures. By optimizing the WiNoC topology and complementing it
with a robust token management scheme and error correction codes, the design of a failureresistent WiNoC is proposed. Through system-level simulations, we demonstrate that the proposed
design can mitigate the effect of various types of failures of the wireless fabric in WiNoC
architectures without compromising the energy-efficiency. Chapter 4 proposes the design of two
dynamic MAC mechanisms that can adjust the transmission slots of the WIs based on predicted
traffic demands and allow partial packet transfer. Such dynamic adjustment in transmission slots
results in improving the utilization of the wireless medium in a WiNoC. Through system level
simulations, the traffic aware MAC mechanisms are demonstrated to be more energy efficient as
12

well as capable of sustaining higher data bandwidth in WiNoCs. Finally, Chapter 5 summarizes
the important conclusions and points out the direction of future research.
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Chapter 2
RELATED WORK
The research activities proposed in this dissertation are inspired and founded upon the
current state of knowledge in different Wireless NoC (WiNoC) architectures and medium access
control (MAC) mechanisms proposed for WiNoC architectures. Here we discuss the most recent
activities in these directions.

2.1 WiNoC Architectures
A comprehensive survey regarding various WiNoC architectures and their design
principles is presented in [1]. A multichannel CMOS ultra-wideband (UWB) WiNoC (McWiNoC)
based on traditional NoC is proposed in [2]. However, due to the use of impulse based transceivers
in the UWB technology, the communication range is limited to a few millimeters. Hence, such
wireless technology is not suitable for communicating across distant cores in a multicore system.
To enable communication between distant cores, authors in [3] proposed a 2D mesh based WiNoC
architecture with multiple sub-THz wireless links. Using similar sub-THz links, authors in [4]
proposed a 2D concentrated mesh-based WCube architecture. Although these architectures are
capable of providing an energy-efficient solution for the multi-hop communication issues of the
wireline interconnect, design of transceivers operating at such high frequency is a non-trivial
challenge from the transceiver design perspective. By realizing the wireless links using carbon
nanotube (CNT) antennas, authors in [5] proposed a hybrid WiNoC architecture capable of
achieving several orders of magnitude lower energy consumption. Another WiNoC architecture
with graphene based antennas suitable for broadcast and multicast traffic in massive multicore

18

systems is proposed in [6]. However, integration and fabrication of such CNT or graphene based
antenna elements in the current CMOS technology is a challenging task. On the other hand, mmwave physical layer technology uses metallic antennas that are CMOS compatible. Such CMOS
compatible design of mm-wave technology makes it a nearer term solution compared to the CNT
or graphene based technology. Using such novel and CMOS compatible mm-wave technology,
authors in [7][8][9] proposed a hierarchical mm-wave WiNoC architecture. Using the mm-wave
wireless links, authors in [8] proposed an inter-router wireless scalable express channel for NoC
architecture (iWISE). However, being an emerging technology, the mm-wave wireless
interconnect can suffer from failures due to design and integration challenges. To address the
failure of the CNT links, authors in [10] proposed the design of a small world based WiNoC
architecture that is resilient to failure of CNT based wireless links. Furthermore, in [11] it is shown
that optimizing a small world WiNoC topology with respect to a particular metric, results in more
homogeneous utilization of NoC links and switches. Consequently, temperature hotspots in the
NoC can be reduced. In [12], the authors designed rectangular codes to recover from burst errors
in wireless data transfer using CNT based antennas in WiNoCs. Although recent research proposes
different robustness mechanism for CNT based WiNoCs, no effort has been made to ensure
robustness of mm-wave interconnect technology. However, to make the mm-wave technology
adoptable for the design of WiNoC enabled multicore chips, robust design solution encompassing
both topology and MAC is necessary.

2.2 State-of-the-art MAC Mechanisms
The MAC mechanism enables collision free communication and efficient utilization of the
wireless channel. However, the MAC mechanisms in the WiNoCs are constrained by area, power
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and buffer overheads. Due to these restrictions, complex MAC mechanisms used in conventional
networks are not suitable for WiNoCs [13]. Hence, design of efficient, low overhead, and fair
MAC mechanisms are considered as one of the critical challenges for WiNoCs [14]. A
synchronous and distributed MAC mechanism (SD-MAC) is proposed in [15] for the Ultra-WideBand (UWB) WiNoC architectures. Such WiNoC uses impulse based transceivers where the
communication range is a few millimeters. Furthermore, to access the wireless channel, the WIs
share the request control packets over wired links. Thus, such MAC mechanism cannot be adopted
for WiNoCs where the WIs is more than a millimeter apart. A hybrid MAC mechanism combining
both TDMA and FDMA based access is proposed for CNT based WiNoC architectures in [5].
Although, the CNT based antennas enables communication among the WIs distributed over the
chip, their implementation in current CMOS process are challenging. Similar to the CNT based
WiNoC architecture, authors in [16] has proposed the design of WiNoC architecture using
graphene based antennas. By utilizing the directionality of graphene antenna array technology,
authors a proposed a Space Division Multiple Access (SDMA) technique where communication
among the WIs occur in phases based communication (phase 1: horizontal communication, phase
2: vertical communication, phase 3 and phase 4: diagonal communication). However, similar to
the CNT technology graphene based technology is relatively new and needs to overcome
challenges in fabrication. On the other hand, mm-wave technology is nearer term solution as the
antennas and transceivers are CMOS compatible. Authors in [16] has proposed an mm-wave
WiNoC architecture with multiple non-overlapping channels to enable FDMA based medium
access. However, such FDMA based approach is non-trivial from the perspective of transceiver
design and the number of concurrent channels are not easily scalable. An interference free SDMA
MAC mechanism with directional log periodic antenna operating at mm-wave frequency range is
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discussed in [18][19] enabling concurrent communication among wireless nodes. However, to
interference avoidance mechanism limits the number of WIs in the WiNoC for such systems.
Another WiNoC architecture that enables concurrent communication among the WIs by using a
CDMA based MAC is proposed in [20]. However, CDMA requires coherent Binary Phase Shift
Keying (BPSK) receiver along with Analog-to-Digital Converters (ADC) in the transceivers
making the design significantly challenging. Similar to the CDMA, a distributed MAC with strictly
synchronized orthogonal request packets is proposed in [13]. Such strict synchronization requires
power hungry transceiver design. In [21], authors discussed the performance of contention based
ALOHA and CSMA for graphene based WiNoCs. A comparative performance evaluation of
CSMA and Token based MAC is presented in [22]. Although, the CSMA MAC mechanism is
inherently adaptive to traffic demand of the WIs and performs well under low traffic loads, it
suffers from performance degradation issues at high traffic load due to back-off based collision
recovery as demonstrated in [23]. Therefore, a simple, distributed and low-overhead token passing
based MAC (T-MAC) mechanism is adopted for many WiNoC architectures [8][9]. In the T-MAC
mechanism, the access to wireless medium is granted to a WI by the possession of a token,
circulating among the WIs, organized in a virtual ring. However, the T-MAC mechanism is
unaware of the varying traffic demand through the WIs, resulting in inefficient utilization of the
energy efficient wireless channel. A dynamic radio access control mechanism (RACM) proposed
in [24] shows that dynamic allocation of slots to the WIs improves the performance of a WiNoC.
In the RACM MAC mechanism the unused slot by the WIs in an epoch is redistributed among the
WIs in the next epoch based on their current slot usage. A similar MAC mechanism reported in
[25] allocates slot to the wireless transceivers based on the link utilization. An adaptive MAC
proposed by the authors in [23] switches between the CSMA MAC and a Token based MAC
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depending on the traffic load. A predictive MAC mechanism based on the long-term traffic
demand of the WIs is proposed by the authors in [26]. Although, these dynamic MAC mechanisms
are novel and provides promising solution for traffic adaptiveness in WiNoC architectures, they
are reactive with slow system level response as they depend only on the utilization of the WIs
based on current traffic behavior. Moreover, these MAC mechanisms use packet-switching for
maintain the integrity of the wormhole switching in the wireless interconnect. Such mechanism
results in inefficient utilization of the wireless channel while requiring large buffers in the VCs of
the WIs to store large packets before they can be transmitted over the wireless medium. Hence, to
efficiently utilize the wireless channel, design of traffic-aware MAC that manages effective
channel access among the WIs based on the traffic demand is required.
This dissertation aims to develop design principles and methodologies for designing robust
and traffic aware MAC mechanisms to ensure reliable and efficient communication over the
energy-efficient mm-wave wireless interconnects in a WiNoC.
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Chapter 3
ROBUST WINOC ARCHITECTURE
In this chapter, we discuss the design methodology for a robust mm-wave wireless NoC
architecture capable of recovering from a failure of the wireless links. The robust mm-wave
architecture consists of a failure resistant WiNoC topology, a robust token based medium access
control (MAC) mechanism and a single error correction (SEC) code based Hamming encoder and
decoder. The failure resilient WiNoC topology based on the principles of small-world networks
helps in reducing the effect of permanent failures of the wireless interconnect. To ensure the
robustness in medium access, a low overhead and simple token management unit (TMU) is
proposed for token passing MAC mechanism (T-MAC). The TMU is able to regenerate a lost
token or kill a duplicate token ensures the robustness against the transient and permanent failure
of the wireless interconnect. To improve the reliability in data transfer over the wireless
interconnect, we also propose to equip all wireless interfaces (WIs) with a single error correction
(SEC) code based on Hamming encoder and decoder. The specific contribution of this chapter is:
1. Propose a topology for WiNoC architectures to improve robustness to the failure of
wireless links (e.g. Failure of the antenna element and transceiver).
2. Design of a failure-resistant token based MAC mechanism through the Token
Management Unit (TMU). Describe the structure and contents of the wireless token to
enable communication flow control and robustness.
3. Improve the reliability of wireless data transfer through Hamming code based Error
Correction Codes (ECC).
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4. Evaluated the performance of the proposed WiNoC with a wide range of synthetic and
application specific traffic and compare with other WiNoC architectures.
This chapter is organized as follows: First, we discuss various failure scenarios for the
wireless interconnect in a WiNoC addressed in this work. Then, we discuss the design of a failureresistant WiNoC architecture with the TMU and ECC followed by the experimental results.
Finally, we conclude the paper with concluding remarks and future dimension for this work.

3.1

Failure Scenarios
Due to the shrinking of feature size and complex integration in CMOS technology, high-

density chips are prone to manufacturing defects and dynamic faults during chip operation
[1][2]. Such defects can result in permanently broken wireless links or cause malfunctioning in
the wireless medium access. In this section, the causes of failure in the wireless interconnect along
with their effects in on-chip data transfer is discussed.
Permanent Failures
The complexity and challenges of the design of wireless transceivers may result in
permanent failure in the on-chip wireless communication system. Manufacturing defects caused
by random defect and process variation can distort the shape of metallic structure in ICs [3]. The
antenna elements being fabricated as metallic structures in the CMOS process can suffer from such
distortions. This in turn results in loss of tuning of the antenna element to the specific carrier
frequency. Such loss of tuning essentially makes the antenna unable to communicate using the
wireless channel resulting in permanently broken wireless links.
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A permanent failure of an antenna will not only disable the wireless links attached to it, but
also result in a loss of the token causing a failure of the MAC mechanism. In the token passing
MAC, when a WI is done transmitting a fixed number of flits through the wireless medium, the
token is passed to the next WI as a wireless flit. However, if the antenna is not tuned to the desired
frequency due to a failure, the token will never be captured to the next WI. Similarly, if the antenna
of the WI releasing the token is faulty, other WIs will not be able to capture the token flit. This
will result in the token which indicates the permission to transmit through the wireless medium
being lost and the entire wireless interconnection is disabled.
Transient Failures
Aggressive scaling of CMOS technology can result in soft errors in CMOS circuits. Soft
errors can be caused by power supply noise, thermal noise, leakage, and temporal circuit variations
[4]. These soft errors can result in transient failures in the WiNoC. Specially, thermal noise and
SNR degradation in wireless transceivers, alpha particle hit causing single event upset (SEU) in
the registers in the WIs can cause random transient failures in the wireless link.
The transient failures in the wireless transceivers or in the registers maintaining the status
of the token at the WIs can result in a lost token or a duplicate token. For example, when the bit
flip due to SEU occurs in the token register of a WI possessing the token, the WI is not allowed to
transmit through the wireless medium. Moreover, the token is not passed to the next WI, resulting
in disabling the communication through the energy efficient wireless medium. On the other hand,
when the token register for a WI not possessing the token is flipped, it is allowed access to the
wireless medium resulting in interference between simultaneous transmissions from multiple WIs.
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Low complexity ECCs suitable for NoC fabrics is not sufficient to recover from such high rates of
errors.
For both these failure scenarios, the wireless interconnection is disable and energy efficient
communication through the wireless medium is compromised. In the following section, we discuss
the design methodology of a robust WiNoC architecture that can recover from the permanent and
transient failures that can result in a lost or duplicated token. Transient or permanent failures may
happen in the electronic circuits of the NoC switches and wireline links. However, in this chapter,
we do not address such failures. This chapter addresses the failure scenarios related to the wireless
interconnections only.

3.2 Robust Wireless NoC Architecture
In this section, we discuss the proposed methodology for designing the robust WiNoC
including topology optimization, failure-resistant token management, Error Correction Codes
(ECC) for wireless links along with the physical layer and flow control or routing required in such
a system.
Topology
The proposed WiNoC is a hybrid topology, where, each core is connected to a NoC switch,
and the switches are interconnected using both wireline and wireless links as shown in Fig. 3.1.
The wireless links are overlaid on top of a wireline network. The topology of the underlying
wireline network is based on the principles small-world network. A small-world network is
naturally occurring complex networks that is characterized with many short and few distance links.
Due to the presence of these long links, most of the nodes can be reached by a small number of
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hops from any other node. Such networks are commonly observable in microbe colonies, the
human brain, and social networks providing efficient means of communication [5]. Using such
design principle of deploying long-range shortcuts realized with metal interconnects, authors in
[6] has shown to improve the performance in a traditional mesh-based NoC. Moreover, theoretical
studies conducted in [7] proves the resiliency of small-world networks to failure of links and nodes.
This is due to the high clustering co-efficient of small-world networks that defines how well a
node is connected with its neighbors. Due to this high clustering co-efficient, with the failure of
the links, a node is reachable using alternative neighbors. Hence, in a small-world network, the
increase in average distance between nodes is insignificant with the failure of links [8].
To establish the wireline links while satisfying the properties of small-world graphs, we
generate the wireline topology according to the inverse power law to minimize wiring costs [9].
,

∑

∑

.

Fig. 3.1. Architecture for small-world WiNoC.
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(3.1)

Where,

,

is the probability of establishing a link, between two switches i and j, lij is

the manhattan distance, fij is the frequency of communication between switch i and j, n is the total
number of switches in the network and α is a parameter that optimizes the wiring cost of the smallworld NoC. As shown in [9], when α is 1.8, the wiring cost is optimized and hence this value is
used for designing the small-world NoC in this chapter. It is observable from equation 3.1, the
probability of a link insertion between two switches i and j separated by lij is proportional to the
distance raised to a finite negative power. The frequency of traffic interaction between the cores,
fij, is also factored into equation 3.1, so that more frequently communicating cores have a higher
probability of having a direct link optimizing the topology for application-specific traffic. This
power-law based link distribution results in both short distance connections and long-range links
due to the non-zero probability of links between far-away nodes.
To establish the small-world connectivity, pair of nodes were chosen randomly and the
distance between them is determined considering a tile based configuration of the nodes on the
die. Then, using the frequency of communication for that pair, the probability of having a link
between the pair is computed according to equation 3.1. In order to place the link, a uniform
random number is generated with a range from 0 to 1. If this random number is less than the
computed value according to equation 3.1 for a particular pair, a link is established between that
pair. If the uniform random number is greater than the value of the probability, no link is
established between that pair. To generate these random numbers a Monte Carlo method based
pseudo random number generator is adopted. To utilize the energy-efficient wireless shortcuts the
WIs are then deployed on top of the wireline topology. However, random instantiations of this
topology with arbitrary number of WIs may not achieve the best performance or robustness. For
this reason, authors in [10] has optimized the hop-count as well as standard deviation in traffic
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utilization in the NoC switches and links for adopting the small-world topology in the WiNoCs.
The purpose of this optimization was to achieve both high performance and homogeneous
utilization in the NoC to reduce the occurrence of thermal hotspots. The homogeneous utilization
ensures that no switch or link becomes a bottleneck responsible for a relatively large volume of
traffic because such points make the NoC vulnerable to their failures. So, we optimize an aggregate
metric consisting of both average hop-count and standard deviation of utilization as discussed in
the next subsection.
WiNoC Topology Optimization
A 2-step heuristic is used to create the robust WiNoC topology. In the first step, the wireline
topology and the location of WIs are optimized. In the second step, the number of WI for best
performance is determined. The adopted 2-step optimization technique is:
Determination of Wireline Topology and Location of the WIs
For a particular number of WIs, the small-world WiNoC with WIs is optimized by a
scalable simulated annealing (SA) genetic heuristics. It has been demonstrated that such SA based
optimization heuristics converges to the optimal configuration much faster than the exhaustive
search for designing NoC architectures [11]. In each iteration of the SA, a new small-world
wireline network is generated according to the inverse power law in equation 3.1. The total number
of wireline links is considered to be equal to that of a mesh of the same size for the fairness of
comparisons. The network setup is repeated until there is no isolated switch or group of switches.
An upper bound of 7 is imposed on the number of wireline links attached to a particular switch so
that no switch becomes unrealistically large [12]. The wired architecture formed according to
equation 3.1 is then randomly overlaid with WIs.
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To optimize the network for performance, the average hop-count of the topology including
both wired and wireless links is computed and compared with that of the previous iteration to
optimize the entire network. A new topology is accepted over the previous optimum topology if
the hop-count for the new topology is lower than the optimum topology. However, even if the hopcount is higher, we select the current topology probabilistically to avoid local optima. In [11], a
Cauchy scheduling based exponential probability where the probability of accepting the worse
solution decreases with number of iterations is used for the selection of a topology. In this work,
we adopted such scheduling scheme for the selection process in the SA algorithm. The resulting
architecture following this optimization is a small-world WiNoC optimized for performance
(SWiNoC).
Solely optimizing a WiNoC for hop-count can result in WIs deployed on switches, which
are well connected with many other switches. These WIs serving as gateways to the wireless
shortcuts will route significant volume of traffic from its neighborhood. This in turn, will increase
the impact of failure of the WIs on the performance of the WiNoC. To address this issue, we
optimize both hop-count and the standard deviation in traffic utilization of all the NoC elements
like switches and links. The optimization metric, ρ is given by
φ

1

φ

Where, h is the average hop-count and

.

(3.2)

is the standard deviation (SD) of traffic

utilization, u of NoC elements such as a switch or a link, both normalized with the corresponding
quantity of a wireline mesh with same number of cores to make their magnitudes comparable.
Both h and

can be evaluated based on the topology and routing paths between cores. The traffic

utilization, u of a NoC element is quantified as the number of flits per cycle passing through it.
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The number of flits passing through a NoC element depends on the pairs of cores communicating
through that particular NoC component and the rate of flit injection addressed between those pairs.
The pairs of communicating cores through a NoC component is determined based on topology and
routing algorithm. On the other hand, the rate at which the pairs will communicate is dependent
on the traffic pattern. Hence, the

can be estimated statically if the long-term traffic pattern is

known. If such apriori knowledge of the specific traffic pattern is not available the topology setup
according to equation 3.1 and the optimization can be done without considering the traffic
distribution. In equation 3.2, φ is the weighting factor, which determines the relative importance
of the optimization metrics. Such weighted-sum based equation is commonly used for bi-objective
optimization. [13]. If the equation has to be optimized for hop-count h, then φ is set to be 1 to
optimize the performance of the WiNoC forming the SWiNoC. On the other hand, for the robust
small-world WiNoC (OSWiNoC), we want to generate a topology that provides satisfactory
performance and is robust at the same time. Due to this, to create the OSWiNoC, we consider equal
importance to the performance and robustness parameters in equation 3.2 and consider the value
of φ to be 0.5 to optimize the topology for both h and

.

Determination of the Number of WIs
This second step is required to determine the number of WIs that will provide an
architecture with the best performance. Although more WIs would improve the average hop-count
of the WiNoCs, it would also cause a higher delay for each WI in getting access to the wireless
channel through the token, which circulates between the WIs. The best topology is therefore
determined for various number of WIs by repeating step 1. Then the peak performance of the
WiNoC is evaluated through system level simulations for varying number of WIs. The architecture
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Fig. 3.2. Architecture for small-world WiNoC.
with the highest peak bandwidth among these WiNoCs (with various number of WIs) is selected.
This joint optimization process optimizes the whole network comprising of wireline and as well
as wireless links. This optimized design methodology needs to be performed for every system-size
individually to determine the topology, location and the number of WIs for each case. Depending
on the optimization metric the SWiNoC and the OSWiNoC architectures can be generated. Fig.
3.2 illustrates this optimization process. The actual result of the optimization is discussed in section
3.3.1.
Antenna and Transceiver
The two principal components of the WI are the antenna and the transceiver. The on-chip
antenna for the WiNoCs has to provide the best power gain for the smallest area overhead. A metal
zigzag antenna has been demonstrated to possess these characteristics [14]. We adopt the antenna
design from [15] which provides a 3dB bandwidth of 16GHz with a center frequency around
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60GHz for a communication range of 20 mm. For optimum power efficiency, the quarter wave
antenna uses an axial length of 0.38 mm in the silicon substrate. This antenna is not directional
thus enabling communication towards all directions to WIs located in all parts of the NoC.
To ensure high throughput and energy efficiency, the WI transceiver circuitry has to
provide a very wide bandwidth as well as low power consumption. The transceiver design is
adopted from [15] where low power design considerations are taken into account at the architecture
level. Non-coherent on-off keying (OOK) modulation is chosen, as it allows relatively simple and
low-power circuit implementation.
Flow Control and Routing
In the WiNoCs data is transferred via a flit-based, wormhole routing using virtual channel
(VC) based NoC switches [16]. In order to grant access to the shared wireless channel to multiple
WIs in a distributed fashion, a token flow control is adopted. The token is circulated as a wireless
flit over the wireless medium in a round-robin sequence between the WIs. The token is
differentiated from data flits with the single-bit TokenID field. In order to enable the robust token
based wireless medium access, we need essential information such as the ID of the WI that is
supposed to possess the token next and the WI which released the token as the two fields, nextWI
and prevWI respectively. To utilize the empty bit-space in the token flit, we propose to embed
these fields into the wireless token flit. This information is necessary as the antennas are not
directional and all the WIs will receive the token. In this way, only the WI which is next in the
sequence will capture the token if its ID matches with that of the nextWI in the token. Only the WI
possessing the token will transmit packets using the wireless medium at any particular point in
time. It is important to mention that, prior to this work, the structure of the token was not discussed
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for WiNoCs architectures utilizing a token based MAC mechanism. We first present such structure
of the token flit along with the fields required to ensure a robust wireless medium access.
Since the small-world topology based OSWiNoC as well as the SWiNoC are essentially
irregular architectures, we adopted a congestion-aware layered shortest path routing with switch
adaptivity (A-LASH) as proposed in [17] to achieve an efficient, deadlock-free, distributed and
adaptive routing policy. In the A-LASH routing mechanism, deadlock in an irregular network is
avoided by separating routes into multiple virtual layers such that there is no cyclic dependencies
among the routes in each layer [17]. In the A-LASH routing, all the shortest paths between a pair
of source and destination is determined. When there is a congestion at a node, packets are routed
through alternate shortest paths with no cyclic dependency. This ensures freedom from deadlock
even when packets are adaptively routed from a node through less congested path. However, in
this work, we restrict such adaptivity of path selection only at the WIs. We consider two shortest
paths between the WIs and any destination: one using both the wireline and wireless links, other
using the wireline links only. Packets are only adaptively routed from the WIs because the wireless
links provide shortcuts and many packets will try to access the WIs simultaneously thus
overloading the WIs. Once the buffers are full in the wireless port of a switch (i.e. congested),
packets are diverted from the WIs and adaptively routed along the wired shortest path between the
WI and the destination. Thus, the A-LASH is congestion-aware at the WIs only. The shortest path
between any source and destination is pre-computed offline to eliminate the overheads of path
computation for every packet. In addition, completely wireline shortest paths between each WI
and all other switches are also computed. All shortest paths, as well as these additional congestionaware paths, are considered while allocating the virtual layers such that no layer has a cyclic
dependency between the links in that particular layer.
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At the WIs, when a packet is diverted along a wireline path towards the destination to avoid
congestion, a single-bit field in the header is flipped so that this packet will never be allowed to
take a path with a wireless link. A diverted packet can never go back to the WI as its shortest path
will not involve the wireless link. The next hop cannot be the WI as a completely wireline path
through the WI will only be longer than the path away from the WI because of two reasons. First,
the WI was the last node where the packet came from and second, the current path is the shortest
wireline path between the WI and the destination. So, going towards the WI will increase the
distance from the destination by one hop. This avoids live-lock in diverted packets. Each switch
has two routing tables, one which contains only the identity of the next switch corresponding to
all possible final destinations following only wireline paths and second, next switches for paths
which may include a wireless link. Hence, the memory requirement of the routing tables is
proportional only linearly to the system size. The area requirements for these switches are
presented in section 3.3.7. When a header flit arrives at a particular switch, the next switch is
determined from the routing table based on the final destination of the packet and whether that
packet may or may not take a wireless link. The header flit is then routed to the appropriate port

Fig. 3.3. Architecture of the TMU.
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along the particular VC reserved for its source/destination pair. Only the next switch is determined
at each intermediate switch making the routing decision fast and efficient. The routing paths being
shortest paths also enable highly efficient data transfer resulting in high data rates while moderate
number of VCs is sufficient to avoid deadlock [17].
Token Management Unit
The failure-resistant small-world WiNoC architecture is complemented by a robust MAC
mechanism. The presence of the token at a WI is denoted by a single-bit register to minimize the
associated hardware. When a token is received at a WI, this register is set enabling that particular
WI to transmit data flits over the wireless medium. When the WI has finished its transmission, it
passes the token to the next WI in a round robin fashion. A loss in wireless transmission of the
token or a permanent failure of a WI as noted in section 3.1 can disable transmission over the
wireless medium. Also, a random malfunction resulting from an SEU in the register denoting the
presence of a token in the WI can lead to a lost token. On the other hand, duplicate token results
in interference from multiple transmitters. To address such a failure of the medium access
mechanism, all the WIs are equipped with a TMU circuit.
The architecture of the proposed TMU is shown in Fig. 3.3. As can be seen, the proposed
TMU has a few status registers, which maintain information pertaining to the token. ID_Prev and
ID_Next registers store the IDs of the previous, and next WIs in the token passing scheme as the
token circulates in the round-robin fashion among the WIs. Register ID_Current stores the ID of
the WI that currently holds the token. This is updated every time a token is broadcast. ID register
holds the ID of the WI itself. A single-bit HasToken register is set for a WI if the nextWI in the
token matches its own ID signifying that the token is present in that WI. The WI possessing the
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token transmits all flits belonging to a maximum of n packets buffered at the WI before releasing
the token to the next WI. Hence, the maximum duration for which each WI can possess the token
is given by
1
Here,

is the number of flits in a packet and

(3.3)
is the time (number of cycles) required

to transmit a single flit over the wireless medium. Each TMU is equipped with a counter which
can count down to zero from Tmax. The counter starts counting down whenever either its WI or the
previous WI receives the token. Under normal operation, when the counter in the TMU of the WI
possessing the token reaches one, the token is released to the next WI and the counter is reset to
Tmax. This happens when the WI is in the transmitting mode. A lost token is detected if the counter
in the TMU of the WI which is scheduled to get the token next reaches zero without receiving the
token. This happens when the WI is in the receiving mode.
In the transmitting mode, a duplicate token can be detected when the HasToken is set
whereas the ID_Current does not match the ID of the WI. Hence, a duplicated token can be
detected and killed when the WI is in the transmitting mode whereas a lost token is detected and
regenerated when the WI is in the receiving mode. This is shown in Fig. 3.4 and Fig. 3.5 (Detection
and recovery phase).
The Action Manager (AM) is the main logical control unit of the TMU. The logical
operation of the AM is shown in Fig. 3.4 and Fig. 3.5. The TMU is able to both regenerate a lost
token as well as kill a duplicate one as illustrated (highlighted blue in Fig. 3.4 and Fig. 3.5) by the
following two examples.
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Lost Token Regenerated
If the HasToken register in the WI possessing the token flips, the token is effectively lost.
The WI does not transmit flits over the wireless medium anymore. In this case, the token is
regenerated by the next WI, which is supposed to get the token next in the round-robin circulation.
When the token is released to the current WI, the next WI starts its counter. As the current WI
loses the token, it is never released to the next WI. When the timer expires, the next WI assumes
the token to be lost. The next WI then regenerates the token and broadcasts it to the other WIs with
nextWI as its own ID. Then this WI starts sending its flits over the wireless medium. Another
example of lost token can be due to a multibit error in the token corrupting the TokenID, which

Fig. 3.4. Operation of the TMU in receiving mode.
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cannot be corrected by the single bit ECC discussed in the next subsection. This failure can also
be recovered similarly by the TMU.
Duplicate Token Killed
If the HasToken in a WI that currently does not have the token gets flipped, a duplicate
token is created in that WI. However, if the ID_current register in the WI, which is updated with
the correct ID of the WI possessing the token currently, is not equal to its own ID, the AM resets
the HasToken register and switches to receiving mode without transmitting any flits.

Fig. 3.5. Operation of the TMU in transmitting mode.
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In these ways, the TMU is able to recover from failures of the medium access mechanism
caused due to both permanent and transient errors in either the token flit, TMU or the transceiver.
The only exception is when the ID_prev in the WI erroneously changes to one scheduled to
possess the token next. In this case, this WI will start the timer and regenerate the token when the
timer expires (according to path highlighted in red in Fig. 3.4). So, this WI will possess a duplicate
token along with the WI whose ID_prev is originally equal to the WI scheduled to get the token
next. To avoid such a duplication of the token we implement a Triple Modular Redundancy (TMR)
based technique where we use three copies of the ID_prev instead of one. With the help of simple
TMR voting the correct ID_prev is determined and used to determine if the timer should be started
for regenerating the token. This self-correcting capability of the TMU not only makes the token
passing mechanism robust in case of a failure in the token flit but also in the event of failure in the
TMU registers.
Error Correction Code for Wireless Data
In addition to the robust medium access mechanism, we improve the reliability of the
wireless data exchange. In order to make the data exchange across the wireless medium reliable,
we incorporate a single error correction (SEC) code based on Hamming code. All the WIs are
equipped with Hamming encoder and decoder (codec). The data flits are encoded by a Hamming
encoder and then modulated by the OOK modulator and transmitted over the wireless channel.
The data received is first demodulated and then decoded by a Hamming decoder. The Hamming
encoding improves the BER of the wireless data transmission. If ε is the BER of the on-chip
wireless data transmission as discussed in section 3.2.3, without any ECC the flit error rate (FER)
would be given by,
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1

1

≅

(3.4)

Where, n is the number of bits in the flit. With the single error correcting Hamming code
the flit error rate reduces to
1

1

1

≅

(3.5)

In the next section, we evaluate the OSWiNoC and other WiNoC architectures enhanced
with robustness and reliability measures. Fig. 3.6 shows the architecture of the WI with the TMU,
Hamming codec and transceiver in conjunction with the NoC switch.

3.3 Experimental Results
In this section, we evaluate the performance, energy efficiency and robustness of the
optimized small-world WiNoC architectures. The performance is measured as the maximum
achievable bandwidth which is the peak sustainable data rate in the number of bits successfully
reaching their destination per second. The energy efficiency is measured as the packet energy,

Fig. 3.6. Architecture of WI with TMU and Hamming encoder and decoder.
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defined as the average energy (static and dynamic) required to route an entire packet from source
to destination successfully. The packet energy includes both the energy in the switches as well as
the energy in the links for a packet. The link energy is calculated by determining the energy
required to transmit the packet through the wired or wireless interconnects. The delay and energy
dissipation on the wired link is obtained through Cadence simulations taking into account the
specific lengths of each link based on the established topology in the 20mmx20mm die. The
wireless transceiver adopted from [15] is designed and simulated using the TSMC 65nm CMOS
process and is shown to dissipate 2.3pJ/bit sustaining a data rate of 16Gbps with a bit-error rate
(BER) of less than 10-15 while occupying an area of 0.3mm2. The network switches connected to
the cores are considered to be three-stage-pipelined (input buffering, routing/arbitration, and
output buffering) [18]. The network switches, the TMU module, and the hamming codec are
synthesized from an RTL level design using 65nm standard cell libraries from CMP [19], using
Synopsys. The delay and energy dissipation (static and dynamic) of these digital components are
then incorporated into the energy model to evaluate the packet energy. The NoC switches are
driven by a clock of frequency 2.5 GHz and Vdd of 1V that represents the nominal frequency and
voltage for the 65nm technology.
Through detailed system level simulations, we show that the degradation in performance
and energy-efficiency of the OSWiNoC is less compared to the other WiNoC architectures in case
of a failure in the wireless medium access mechanism. We also demonstrate that with the help of
TMU circuit at each WI, it is possible to restore the performance if the access mechanism fails.
Finally, we show the performance and the energy characteristics of the WiNoCs equipped with
both TMU and the Hamming codec. The NoC architecture is characterized using an in-house cycle
accurate simulator (developed in MATLAB) that models the progress of the data flits accurately
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per clock cycle accounting for those flits that reach the destination as well as those that are stalled.
Ten thousand iterations were performed eliminating transients in the first thousand iterations. The
width of all wired links is considered to be same as the flit size, which is 32 bits. We consider a
moderate packet size of 64 flits for all our experiments. Similar to the wired links, we have adopted
wormhole switching in the wireless links. We consider a system size of 64 cores for our
experiments, which is a representative of current multicore technology trends [20][21][22][23].
We have also used a 256-core system to demonstrate the scalability of the proposed methodology.
The number of VCs in the WiNoC switches depends on the system size and the number of
interconnects. As shown in [17], 4 virtual layers are enough for the adopted deadlock-free ALASH routing in a 64-core system with 157 links (112 wired, same as a mesh and 45 wireless
links). Each layer is considered to have 2 VCs reserved to avoid head-of-line blocking. Each VC
has a buffer depth of 2 flits. The ports associated with the WIs have an increased buffer depth of
8 flits to avoid an excessive number of packets being stalled while waiting for the token [15]. The
power characteristics of the various components are back-annotated to the NoC simulator to
determine the energy consumption accurately every clock cycle.
We have used both synthetic and application specific traffic patterns to evaluate the
OSWiNoC architecture. For synthetic traffic pattern, we considered uniform-random traffic
pattern as it captures the effect of both short and long-distance communication. In the uniform
random traffic pattern, each core can address packets to any other core with equal probability. The
application-specific traffic patterns are obtained from SPLASH-2 [24] and PARSEC [25]
benchmark suites. These traffic patterns vary in characteristics from computation intensive to
communication intensive in nature and thus capture the characteristics of the OSWiNoC
architecture in both scenarios. We use GEM5 [26], a full system simulator, to obtain detailed
46

processor and network-level information. For our case studies, we consider a system of 64 alpha
cores running Linux within the GEM5 platform for all experiments. The memory system is
MOESI_CMP_directory, setup with private 64KB L1 instruction and data caches and a shared
64MB (1MB distributed per core) L2 cache. The original frequency of traffic interaction between
the cores, fij, is obtained from GEM5 and used to generate the traffic patterns for each benchmark
in the cycle-accurate NoC simulator.
Determination of the Optimal WiNoC Topology
In this section, we optimize the small-world based WiNoCs following the methodology
discussed in section 3.2.2. The optimization of the aggregate metric, ρ using the simulated
annealing based heuristic is shown in Fig. 3.7(a) for a 64-core OSWiNoC, with specifically 10
WIs. Increasing the number of WIs will result in a better-connected topology with a lower average
hop-count. However, increasing the number of WIs increase the time taken by the token to return
to a particular WI. The interplay of these two opposite effects results in an optimal performance
for a certain number of WIs depending on the system-size. Hence, we vary the number of WIs and
optimize ρ for each case and choose the architecture with the best performance to form the
OSWiNoC. The variations in hop-count, token returning period and bandwidth of a 64 core
OSWiNoC with increasing number of WIs is shown in Fig. 3.7(b). We see that the OSWiNoC
architecture is optimized with 10WIs. The performance drops by about 5% when the number of
WIs is either increased or decreased. Similarly, optimizing only the hop-count instead of the
aggregate metric creates the SWiNoC architecture with 13 WIs. We have not considered a
particular traffic distribution while optimizing the WiNoCs as the design may be used for several
different applications with different and even unknown traffic patterns.
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For a 256-core system, the same optimization and topology setup procedure is followed,
and the optimal architecture is determined. The same mm-wave wireless interconnect technology
with an aggregate 16Gbps bandwidth is considered for the 256-core system as well. This 256-core
OSWiNoC has 10 WIs. The performance drops when the number of WIs is increased or decreased.
This is because of the increase in the token returning period which outweighs the impact of higher
interconnectedness due to more WIs. Alternatively, decreasing the number of WIs results in less
number of wireless links thereby reducing the interconnectedness.
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Fig. 3.7. Optimization process for a 64 core system a) Step 1 for 10WIs and b) Step 2 to
determine the number of WIs.
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Comparative Performance Evaluation
The maximum bandwidth and packet energy dissipation at network saturation of
OSWiNoC and SWiNoC are determined and compared with several competitive wireline and
wireless NoC architectures.
Architectures for Comparison
As a baseline, a conventional electronic mesh based NoC is considered. In order to compare
the WiNoCs with a NoC, which has better performance than a mesh we choose a two-level
hierarchical wireline NoC architecture (i.e. HiMesh). The HiMesh architecture is similar to the
concentrated mesh architecture. The bottom layer is a planar mesh, and the top layer logically
divides the switches into subnets and connects these subnets through hubs. The hubs are directly
connected to all switches within its subnet and are interconnected with other hubs in a mesh
topology. The number and size of the subnets are chosen such that neither the lower level nor the
upper level of the HiMesh becomes a bottleneck limiting the overall system performance. In the
HiMesh data is routed via a threshold based routing. The threshold based routing reduces the
congestion at the hubs that provides the shortest path between many pairs of nodes. In the threshold
based routing, a data packet is routed using the underlying mesh links following X-Y routing if
the source-destination pair is nearer than the threshold. Otherwise, the data is routed through the
hubs. Deadlock is avoided in this routing mechanism as the lower, and the upper level of the
hierarchy are completely separate physical networks which do not share any link or router.
We also consider the solely wireline counterparts of the small-world WiNoCs (SWNoC
and OSWNoC, respectively) where the topology is optimized for the corresponding metrics. This
demonstrates the advantage using the wireless interconnects overlaid on the small-world topology.
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Table 3.1 ARCHITECTURE SUMMARY FOR 64 CORE SYSTEMS
Wired
Wireless

Metric
Optimized
Optimal
number of
WIs

Mesh

HiMesh

SWNoC OSWNoC OSWiNoC- WiMesh HiWiMesh
Wired

-

-

h

-

-

-

-

X-Y Threshold
based

LASH

VCs*

8,0,0

8,16,0

8,0,0

2,8,0

2,0,0

Buffer
depth*

2,0,0

h

h,

Routing

SWiNoC

-

13

3

OSWiNoC

h,
13

10

A-LASH
HiWiMesh (8,16,0)
Others (8,0,8)
HiWiMesh(2,8,0)
Others (2,0,8)

* sequence: switch, hub, WI
To emphasize the advantage of the wireless interconnection, another architecture with the same
topology as the OSWiNoC where all the wireless links are replaced with wired links (OSWiNoCWired) is evaluated. All the long wireline links are pipelined to maintain the single cycle pipelined
flit transfer between switches. The OSWiNoC-Wired architecture has all the additional links
concurrently operating contributing to a higher bandwidth compared to the OSWiNoC. However,
as can be seen in the overhead analysis, this architecture has twice the number of long links as
compared to the OSWNoC or OSWiNoC eventually resulting in significantly higher packet energy
consumption as discussed later.
All the wired NoCs considered here are augmented with the wireless interconnects to create
the wireless counterparts to demonstrate the advantages of the wireless interconnects. Their
characteristics are summarized in Table 3.1.
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Performance Comparison
The peak bandwidth and packet energy at network saturation for a system size of 64 cores
with uniform random traffic distribution in all the architectures discussed above is shown in Fig.
3.8. Among the wired architectures, the hierarchical mesh improves the performance and packet
energy over the traditional mesh architecture because of reduced average hop-count. This
reduction in average hop-count enables a more efficient packet transmission from any source to
destination which results in increasing the system energy efficiency and bandwidth. However, the
hierarchical network requires bulky hubs for inter-subnet communication and these hubs can easily
get congested as they handle a significant volume of traffic. To optimize the bandwidth we
distribute the traffic in a way that does not create excessive load on the hubs through the threshold
based routing. The performance is optimized when the threshold is chosen to be 6. Because of
using the lower-level interconnects in the HiMesh, the paths are longer in terms of the number of
hops and results in higher packet energy compared to the small-world based NoC architectures,
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Fig. 3.8. Bandwidth and packet energy for different wired and wireless NoCs.
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OSWNoC and SWNoC. The SWNoC has lower packet energy and higher bandwidth compared to
the OSWNoC due to lower average hop-count.
The performance and energy efficiency of all the wireline NoCs can be further improved
by augmenting these wired architectures with the energy efficient wireless links. This is observable
from Fig. 3.8 where the bandwidth and packet energy for different wireline and corresponding
wireless NoC architectures are shown. For a planar mesh, the average hop-count improves by 50%
when WI is deployed in some switches. This results in a gain of 7% in performance and more than
22% savings in packet energy. Although the total additional wireless bandwidth is only 16Gbps,
which is less than 1% of the aggregate data rate of the NoC, its impact on the performance is
significantly higher. This is because the improvement in performance is not just due to the raw
bandwidth of the wireless interconnection, but it also depends on how it is deployed and utilized.
The distributed multiple wireless links result in significantly lower hop-count indicating a better
connectivity of the NoC. So, a combination of the additional bandwidth and better connectivity
results in the improved performance. Simply deploying one 16Gbps wireless link results in a
performance very similar to the completely wired NoCs. This is demonstrated by considering the
small-world NoC with only one additional wireless link. The bandwidth, in this case, is 2.67 Tbps
as is seen in Fig. 3.7(a) where 2 WIs represent the case with only a single fixed wireless link. This
performance is similar to that of the wireline small-world NoC but 5% less than the OSWiNoC,
where the same total wireless bandwidth is distributed among multiple links. This demonstrates
the advantage of the token-passing distributed access mechanism compared to a single wireless
link with the same bandwidth.
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While the bandwidths of all the wireless NoCs are higher than the wired counterparts, the
only exception is that of the OSWiNoC-Wired. The OSWiNoC-Wired architecture has a higher
bandwidth compared to the OSWiNoC due to the additional concurrent links between all the 10
switches, which were equipped with WIs in the OSWiNoC.
The real benefit of using the wireless interconnects is the significant increase in energyefficiency of the NoCs. As can be seen from Fig. 3.8, the packet energy decreases significantly in
the wireless NoCs compared to the wireline NoCs. This is because long wireless interconnects
dissipate orders of magnitude lower power compared to wired paths [15]. So, the packets that
utilize the wireless links dissipate significantly lower energy. Although the OSWiNoC-Wired
architecture provides a higher bandwidth than the proposed OSWiNoC, due to the direct paths
through the long wireline links, the packet energy is considerably higher for the OSWiNoC-Wired
architecture. In summary, all the wireless NoCs are more energy-efficient than their wireline
OSWNoC

OSWiNoC

25

Packet Energy (nJ)

20
15
10
5
0

Application specific traffic patterns
Fig. 3.9. Packet energy for OSWiNoC and OSWNoC for application-specific traffic
patterns.
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counterparts. So, the wireless links significantly improve the packet energy consumption making
its reliable functioning necessary.
In order to further investigate the energy-efficiency of the OSWiNoC in comparison to the
wired counterpart, OSWNoC, we estimate the packet energy consumption of these two
architectures for the application specific non-uniform traffic patterns. As shown in Fig. 3.9, for all
the traffic patterns, the OSWiNoC dissipates 22% lower energy on an average to successfully route
the packets to the destination compared to the OSWNoC (wireline counterpart).
Effect of Failures in WiNoC Architectures
A comparative study on packet energy for the various wireless architectures discussed in
this chapter with failure of the wireless medium access mechanism is presented in this section. Fig.
3.10 shows the increase in packet energy for all the WiNoCs normalized with respect to the number
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Fig. 3.10. Increase in packet energy per WI failure and normalized standard deviation of
utilization for different WiNoC architectures.
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of WIs for both token disabled/lost and token duplicated scenarios. These failures are injected into
the WiNoCs after the first thousand cycles of simulation. When the token is disabled in the
WiNoCs, the WIs are not able to transmit over the energy efficient wireless medium. Due to the
congestion aware A-LASH routing, when the buffers in the VCs of the WIs are full then the newly
arriving packets are rerouted through alternative multi-hop wireline paths. This results in an
increase in the packet energy and degradation in bandwidth. The increase in packet energy is the
highest for HiWiMesh among all the architectures in both failure scenarios due to significantly
unbalanced traffic distribution. The unbalanced traffic is explained by the highest standard
deviation of the utilization as shown in the Fig. 3.10. The hubs in the HiWiMesh handle high
volume of traffic. Consequently, when the token is disabled, the hubs, which are equipped with
the WIs, cannot route data through the efficient wireless medium. The data is routed through the
neighboring hubs when the buffers in the WIs are full. This causes further congestions in the
neighboring hubs, significantly increasing the packet energy consumption. The degradation in
packet energy is lower for WiMesh, as the WIs handles a lesser volume of traffic compared to the
WIs in HiWiMesh. However, in the WiMesh, as the WIs provide shortcuts over the underlying
mesh architecture, they attract a significant volume of traffic compared to other NoC switches.
Hence, when the token is disabled, packets are rerouted through the multi-hop wired paths
increasing the packet energy. In the SWiNoC architecture, the increase in packet energy is higher
than the WiMesh as it is optimized for average hop-count causing more imbalanced utilization
compared to the WiMesh also signified by a higher SD of utilization as in Fig. 3.10. However, the
OSWiNoC, which is optimized for a balanced traffic load among the switches, the effect of failure
is much less compared to HiWiMesh, SWiNoC and WiMesh. This is because, the OSWiNoC is
optimized such that all switches handle almost equal amount of traffic and a failure of the WIs do
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not affect the packet energy as drastically as in the HiWiMesh, SWiNoC or WiMesh. This
demonstrates that the effect of the token being disabled on the packet energy is correlated with the
standard deviation in utilization. As the standard deviation increases, the increase in packet energy
also increases. Hence, the small world based OSWiNoC exhibits higher resilience to failures
compared to other architectures.
When the token is duplicated in multiple wireless switches, data is corrupted as multiple
wireless switches transmit over the same wireless medium, and there is no stalling in the switches
unlike the case where the token is disabled. In this case, the increase in packet energy is due to the
corrupted transmission over the wireless medium from multiple WIs. As the hubs in the HiWiMesh
handle a high volume of traffic, this waste of energy is significantly high. The impact is the least
for the OSWiNoC as it achieves the most balanced traffic flow through the WIs.
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Fig. 3.11. WiNoC architectures with failure of medium access mechanism and with
recovery by TMU.
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Table 3.2. CHARACTERISTICS OF TMU
Property
Value
Power

95.9 µW

Area

2192.32 µm2

Delay

120ps

Performance Evaluation of WiNoCs with TMU in Presence of Failures
The effect of failure in medium access mechanism on the bandwidth and energy efficiency
of the WiNoCs and the ability of the TMU to recover from the failure is shown in Fig. 3.11. For
the evaluations with the TMU, the RTL level design of the TMU is synthesized using 65nm
standard cell libraries from CMP [19], using Synopsys. The characteristics of the TMU is listed in
Table 3.2. These characteristics of the TMU are then plugged backed in the cycle accurate
simulator to consider the power and delay incorporated by the TMU. The energy overheads are
minimal as the power dissipation of the TMU is only 0.16% of that of the transceiver. The timing
requirement of the TMU is less than a single clock period and hence, does not affect the pipelined
architecture of the WIs.
In the presence of the TMU, the WiNoCs are capable of restoring access to the wireless
medium. Only after few clock cycles as determined by the maximum number of packets each WI
can transmit while possessing the token according to equation 3.3, the performance of the WiNoCs
are almost fully restored causing nearly zero degradation in bandwidth and energy. In our
experiments, we considered the maximum number of packets to be sent by a WI when it possesses
a token to be 4 [27]. As can be seen from Fig. 3.11, with the failure of the wireless medium access
mechanism the packet energy of the WiNoCs become similar to that of the wired counterparts, as
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the wireless interconnections are effectively disabled. The peak bandwidths of all the WiNoCs also
decreases. However, after the recovery of the token with the help of the TMU, the performance
and packet energy of the WiNoCs are nearly equal to their initial performance without any failures.
This implies that the most energy-efficient failure resilient WiNoC is the SWiNoC, which had the
minimum packet energy and highest bandwidth among the WiNoCs to begin with. Although, the
topology of the OSWiNoC is more resilient in the event of a failure, in the presence of the TMU,
the SWiNoC has the lowest packet energy.
Fig. 3.12 shows the effect of failure of the token-passing mechanism on bandwidth and
packet energy along with its recovery by the TMU with increasing system size. As can be seen for
both 64 and 256 cores systems the performance can be fully restored by the TMUs. However, with
increasing system size the effect of failure decreases. This is because we have considered the same
wireless bandwidth in both cases whereas the wireline bandwidth increases for larger systems due
to higher number of links. In future technologies, the wireless bandwidth can increase due to
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Fig. 3.12. Effect of failure and recovery of medium access mechanism for OSWiNoC for
different system sizes.
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innovations in transceivers and antenna design [28] making the impact of failure of the token
passing protocol on the overall system significantly higher.
Performance Evaluation of WiNoCs with TMU and Hamming ECC
We evaluate the performance and packet energy of all the WiNoCs when equipped with
ECC and the TMU. We perform flit-level encoding and decoding and hence require (38, 32)
shortened SEC Hamming codecs [29]. As discussed in section 3.2.6 the Hamming ECC can correct
all single bit errors in the flits transmitted over the wireless medium. As noted earlier, due to the
received SNR using the antenna and OOK transceiver, the BER of the wireless data transfer is 1015

[15]. The FER with this BER is approximately 10-14 according to (3.4). Thus with the Hamming

encoder and decoder (codec) the residual FER according to (3.5) reduces from 10-14 to
approximately 10-28 as shown in Fig. 3.13. This makes the data communication over the on-chip
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Fig. 3.13. Percentage change in bandwidth and packet energy of the WiNoCs with TMU
and ECC with respect to the WiNoCs without both and their wired counterparts and
wireless FER with and without ECC.
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Table 3.3. CHARACTERISTICS OF HAMMING ENCODER AND DECODER
Property

Encoder

Decoder

Power

5.39 mW

10.65 mW

Area

2468.43 µm2

3250.00µm2

Delay

260ps

340ps

The Hamming codec introduces overheads for improving the reliability of the wireless
interconnections. The power dissipation and delay of the (38, 32) Hamming codec obtained from
post-synthesis RTL models are shown in Table 3.3. In addition to the energy consumption of the
codec, the energy dissipation due to the additional parity bits transmitted over the wireless medium
is also considered for estimating the packet energy. As can be seen in Fig. 3.13, the increase in
packet energy and decrease in bandwidth due to the Hamming codec combined with the TMU is
negligible with respect to the WiNoCs without these robustness mechanisms. Consequently, the
WiNoCs with both TMU and Hamming codec improve the performance and packet energy to the
same extent as the WiNoCs without them, while improving the reliability significantly.
The overall impact of the Hamming codec on the system performance is not significant as
the Hamming codec relies on simple parity bit generators, which are a series of XOR gates. The
delays of the encoder and decoder are less than the clock cycle budget of 400ps considered in this
paper. This maintains the pipelined communication in the WIs. So, the SWiNoC even with the
overheads of the TMU and the Hamming ECC codec is the most energy efficient compared to all
the wired and wireless NoCs studied in this chapter.
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Effect of Failure of Wireless Interconnects for Application-Specific Traffic
The effect of failure of the wireless medium access mechanism for OSWiNoC on packet
energy for application-specific traffic patterns is shown in Fig. 3.14. The packet energy for all
these traffic scenarios in the OSWiNoC in the presence of the TMU and ECC is also shown. These
traffic patterns use the WIs to different extents. As a result, the increase in packet energy with the
failure of medium access mechanism varies among different traffic patterns. The impact of failure
of the wireless interconnection varies depending on the computation to communication ratio.
Moreover, traffic pattern that utilizes the long distance wireless links more often gets more affected
by their failure. In Fig. 3.14 we can see that the impact of failure varies between 4-56% depending
on the application. While these traffic characteristics may vary depending upon the processor and
cache organizations, on an average, all benchmarks showed an 18% and 20% increase in packet
energy for duplicated and lost token cases respectively. This emphasizes the importance of
robustness of the wireless medium access mechanism. As can be seen from Fig. 3.14 with the
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Fig. 3.14. Percentage increase in packet energy for OSWiNoC with failure of medium access
mechanism for application-specific traffic patterns.
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TMU and ECC, the OSWiNoC can recover from failrues with very negligible impact on the packet
energy. However, the packet energy increases in all the cases by about 3.12%.
Area Overheads
The total area for the NoC switches for different wireless NoC architecture discussed in
this chapter for a 64 core system size is demonstrated in Fig. 3.15. The area of a NoC switch
depends on the number of ports, their virtual channels and buffer depths. The area requirements of
the digital parts of the switches, the TMU and the Hamming codecs are evaluated from post
synthesis RTL designs using 65 nm standard library cells from CMP [19]. On the other hand, the
area of the wireless port is the total area of the transceiver circuit and the area required to buffer
the wireless flits. The SWiNoC, OSWiNoC and the WiMesh contain same number of wired ports
as planar mesh. Hence the area for the wired switches is equal for these architectures. However,
due to different optimal number of WIs, the total area also varies for these WiNoC architectures.
On the other hand, the number of wired ports for a HiWiMesh is much higher because of the two-
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Fig. 3.15. Total area requirement for different NoC architectures.
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level hierarchy. As the switches in the lower level are connected in a mesh fashion, the total
number of ports for the lower level of the HiWiMesh is same as that of a mesh. However, the hubs
in the upper level are connected to all the switches in the subnets and with each other in a mesh
fashion. Also, the number of VCs and the buffer depth required for the hubs in the top level mesh
is higher than the switches in the SWiNoC or OSWiNoC. Consequently, the area of the hubs adds
additional overhead to the total switch area of the HiMesh and the HiWiMesh. The OSWiNoCWired architecture has 1.3 times higher wired switch area compared to the OSWNoC due to higher
number of ports for the wired links replacing the wireless links. Considering the area overhead of
the Hamming codecs for all the WIs, the overall area for the OSWiNoC is the minimum for all the
architectures discussed in this paper and is approximately 4.04% of the total die area of 400mm2.
Fig. 3.16 shows the wire length distribution for the various architectures discussed in the
paper. For mesh all wires are of a particular length. For the small-world networks, there are long
links which form the shortcuts improving the performance of the NoCs in accordance with
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Fig. 3.16. Link length distribution for different architectures.
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35.01‐40

equation 3.1. In the OSWiNoC-Wired architecture, although the bandwidth is higher as seen in
section 3.3.2, this architecture requires nearly double the number of long links as seen in Fig. 3.16
eventually, resulting in the high energy consumption.

3.4 Summary
In this chapter, we investigate a design methodology for robust WiNoC architectures. The
proposed cross-layer approach encompassing topology, medium access and ECC achieves robust
and energy efficient WiNoCs. From detailed system level simulation, we observe that the smallworld based OSWiNoC is the most resilient topology with failure of the wireless medium access
mechanism among all the WiNoCs studied here. This is because the optimized OSWiNoC reduces
the standard deviation in the utilization of the nodes and links. The proposed TMU module enables
complete recovery from failures of the wireless interconnection system and the Hamming
encoding improves the flit error rates of the wireless medium. The small-world based SWiNoC,
which is solely optimized for performance, equipped with TMU and ECC has better energyefficiency and bandwidth compared to all other wireless and wired NoCs considered in this
chapter.
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Chapter 4
TRAFFIC-AWARE MAC MECHANISM FOR WINOC
Mm-wave wireless interconnect has emerged as an energy efficient solution to the
challenges of multi-hop communication over the wireline paths in conventional Networks-onChips (NoCs). Due to the CMOS compatible design on the antenna and the transceiver circuits,
mm-wave wireless interconnect is envisioned as a nearer term solution compared to other novel
interconnect technologies. In the previous chapter, we studied the design methodology for robust
wireless NoC (WiNoC) architectures with such interconnect technology. However, beside robust
medium access, to utilize the full potential of the novel mm-wave interconnect technology in a
WiNoC, two critical design challenges: i) design of efficient, simple and fair medium access
control mechanism (MAC) for the shared wireless medium and ii) allocation of the shared wireless
bandwidth effectively should be addressed. In this chapter, we study the design of a medium access
mechanism that can help in achieving this goal by dynamically adjusting the access duration to the
wireless medium for each wireless interface. Using similar robust design methodology from the
previous chapter, we also ensure that the access mechanism is robust against the failure of the
wireless interconnect.
In mm-wave WiNoCs the wireless channel is shared between multiple wireless
transceivers. Moreover, to enable communication between the transceivers oriented in different
directions with respect to each other in the WiNoC, non-directional antennas are proposed [1]. Due
to the distributed and low-overhead implementation, and fairness in channel access, a token
passing based Medium Access Control (T-MAC) is used in many WiNoC architectures [2][3][4].
In a T-MAC, a single WI possessing the token gains access to the wireless medium to transmit for
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a certain number of slots where the number of slots is the number of flits that can be transmitted
over the wireless medium. The token is then passed to the next WI as a token flit to allow other
WIs to transmit through the wireless channel. Therefore, the T-MAC is a distributed, and
asynchronous wireless channel access mechanism. However, in a NoC the traffic demand through
the switches vary both temporally and spatially depending on the application [5][6]. The traffic
pattern in multicore chips is characterized as bursty and self-similar [7]. This causes sudden and
large variations in the traffic demands on the WIs. The T-MAC mechanism is unaware of such
traffic variation through the WIs and is unable to dynamically allocate transmission slots to WIs
in response to sudden and significant variations in traffic. To utilize the full potential of the mmwave wireless interconnect technology, the MAC should manage the sharing of the wireless
communication medium depending on traffic variation in the WiNoC. Furthermore, in T-MAC the
token is released to the next WI after the transmissions. Therefore, it is necessary to transmit whole
packets to maintain the integrity of the wormhole switching protocol [8]. If body flits are
transmitted without header address information, it will be impossible to associate them with the
correct packet at the receiving WIs. Therefore, partial packets cannot be transmitted to correct
destination WIs because the wireless medium is shared among all the WIs, unlike point-to-point
wired links. This results in inefficient utilization of the wireless channel limiting the performance
benefit of the wireless interconnect. Moreover, for large packets, this requires large buffers in the
Virtual Channels (VCs) of the WI to store entire packets before they can be transmitted over the
wireless medium. Therefore, the MAC mechanism should allow partial packet transfer while
maintaining the integrity of wormhole switching in the wireless interconnects.
In this chapter, we discuss the design of two TDMA based dynamic MAC mechanisms;
Proportional Slot Allocation Mechanism (P-SAM) MAC and Demanded Slot Allocation
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Mechanism (D-SAM) MAC that can track traffic demands and dynamically allocate the
transmission slot durations to WIs while allowing partial packet transfer. The proposed slot
allocation mechanisms rely on the tracking mechanism to predict the traffic demands for the WIs
rather than being based on current utilization of links or switches. This minimizes reaction times
to sudden and bursts traffic. The specific contributions of this chapter are:
1. Design of a low complexity and accurate traffic tracking mechanism that is able to
predict the traffic demand of a WI.
2. Propose two dynamic MAC mechanisms: P-SAM MAC and D-SAM MAC that
can adjust the slot durations based on the predictions.
3. Propose a robustness measure for the dynamic MAC that enables recovery from the
failure in the wireless interconnection fabric.
4. Propose an appropriate wormhole switching mechanism for the dynamic MACs
allowing partial packet transmission.
5. Evaluate and compare the proposed MAC mechanism with different state-of-theart MAC mechanisms.
This chapter is organized as follows: First, we describe the dynamic MAC mechanisms for
mm-wave WiNoC. Then, we present the evaluations of the proposed MAC mechanism. Finally,
we conclude the chapter with the findings from the detailed system level experimentations.

4.1 Dynamic MAC Mechanism for WiNoC
In this section, we discuss the proposed dynamic MAC mechanisms. The dynamic MAC
tracks the variations in traffic to predict the traffic demand for each WI. Then based on this
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predicted traffic demands of the WIs, the MAC allocates the access of the shared wireless medium
to the WIs.
Tracking and Prediction of Traffic Demand
In the proposed MAC mechanism, a Proportional-Integral-Derivative (PID) technique is
used to track the traffic demand of a WI. The traffic demand is defined as the number of flits that
the WI needs to transmit over a window of time. This window is referred as an epoch and measured
in terms of slots where a slot represents the time required to transmit a flit. The tracking is then
used to predict the future traffic demand at each WI for the slot allocation mechanisms. An accurate
prediction mechanism is essential for a pro-active transmission slot allocation. The pro-active
transmission slot allocation enables the WIs to respond faster with varying traffic demands
compared to reacting to only the present traffic demand.
For the choice of the tracking mechanism, we focus on both complexity of implementation
(i.e. area overhead and computational complexity) and accuracy. Complex tracking and prediction
mechanisms for systems with complex random behaviors, such as Kalman Filtering [9], Artificial
Neural Network (ANN) [10] and Support Vector Regression (SVR) [11] suffers from high
implementation complexity due to the sophisticated nature of these algorithms. On the other hand,
a PID based tracking mechanism is widely used in control systems for its simplicity, robustness
and efficiency [12]. The proportional and the integral part (i.e. first and second term) in equation
4.1 captures current and steady state demand of the WI respectively, whereas the differential part
(i.e. the third term) captures the temporal variation in demand. Hence, such PID based prediction
mechanism captures the change in WI demand due to both the short term and long term traffic
variation, suitable for bursty traffic in NoCs. Due to these advantages of the PID tracking, we
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propose to use this mechanism for predicting the traffic demand of the WIs in the next epoch.
for epoch j is given by,

According to PID tracking, the predicted traffic demand of a WI i,
D

Where,
respectively.

and

∗

∗

∗

(4.1)

.

are the actual traffic demand of the WI i for epoch j-1 and j-2

is the average traffic demand of the WI from epoch 0 to j-2. The

,

and

are

weights that minimizes the error in the predicted traffic demand with respect to the actual demand.
The methodology to optimize the value of the weights

,

and K for minimizing the prediction

error is discussed in subsection 4.3.3 after explaining the simulation environment used to compute
the error.
The WIs are equipped with a Prediction Unit (PU) for calculating the predicted traffic
demand according to (4.1). The PU consists of two counters Epoch_counter, and
Demand_counter and three registers Demandaverage, Demandprevious and Demandself. The
Epoch_counter counts the duration of an epoch, and at the end of the current epoch, it is set to
the number of slots (i.e. fixed or variable) in the next epoch. The Demand_counter is used to
compute the actual traffic demand of a WI in an epoch (i.e.

in (4.1)) and is incremented when

a flit is routed to the wireless port. The registers Demandaverage and Demandprevious representing
the terms

and

in (4.1) respectively, stores the average and previous actual traffic demand

of the WI from the previous epoch. When the Epoch_counter expires, the predicted traffic
demand of a WI is calculated using the Demand_counter, Demandaverage and Demandprevious. The
predicted traffic demand is stored in Demandself (i.e. D

in (4.1)). The Demandaverage is then

updated by the average of the values in Demand_counter and Demandaverage. The Demandprevious
is updated using the Demand_counter to capture the actual traffic demand from the previous
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epoch. The predicted traffic demand of a WI is shared with other WIs as it is required for the
allocation of slot durations at all the WIs as can be seen in the next subsection. The mechanism to
share this information using a slot information packet is discussed in subsection 4.1.3.
Slot Allocation Mechanism
The slot allocation mechanism is responsible for allocating time slots to each WI based on
the predicted traffic demand. The allocated number of time slots or slot duration allocated by the
slot allocation mechanism represents the number of slots a WI is allowed to transmit in an epoch.
After this slot duration the WI passes the right of medium to the next WI. For the proposed dynamic
MAC mechanism, the slot duration allocation is based on the predicted traffic demand of the WIs.
Consequently, the slot durations are adjusted to cope up with the traffic variation. We propose two
slot allocation mechanisms, proportional slot allocation mechanism (P-SAM) and demanded slot
allocation mechanism (D-SAM) for determining the slot duration of the WIs based on the
predictive demand. The WIs are equipped with an allocation unit that implements one of the two
slot allocation mechanisms.
Proportional Slot Allocation (P-SAM)
In a T- MAC mechanism for WiNoC [2] each WI possesses the token for a fixed maximum
duration before releasing it to the next WI for medium access. This neglects the unequal traffic
demands and their temporal variations by permitting WIs to transmit depending only on their
current traffic demand without the knowledge of the demand of others which maybe more than its
own. In the P-SAM scheme, the slot duration of a WI is dynamically adapted based on the
proportion of the predicted traffic demand of the WI relative to other WIs. To make this
proportional slot duration allocation, a fixed epoch duration similar to the T-MAC is assumed
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which is distributed among the WIs depending on their relative predicted traffic demands. At the
start of each epoch, the number of transmission slots for a WI in an epoch is dynamically allocated.
The allocated slot duration of a WI i, at epoch j+1,

=

Here, D
4.1,

, is given by

.

∑

(4.2)

is the predicted traffic demand for WI i for epoch j calculated using equation

is the constant epoch duration in terms of the number of flits that can be transmitted over

the wireless medium in an epoch and N is the number of WIs in the system. Hence, in the P-SAM
scheme, the duration of epoch remains constant. However, each individual transmission slot for a
WI within an epoch changes among epochs based on the predicted demand on the WIs.
To enable this P-SAM scheme, the Allocation Unit (AU) contains a Slot_counter and a
register file REGdemand. The Slot_counter is used to count the slot duration for a WI (the duration
for which the WI will have access to the wireless medium) in an epoch. The register file,
REGdemand is used to store the predicted demand of other WIs received from the slot information
packet. It also stores the number of transmission slots for other WIs in an epoch. When all the
values of the REGdemand is updated and Demandself is shared with other WIs in an epoch, the slot
duration for the WIs are calculated using the values in Demandself and REGdemand. This value is
then used to update the Slot_counter and REGdemand at the beginning of the next epoch. The
Epoch_counter is set to the fixed epoch duration at the end of each epoch.
Demanded Slot Allocation (D-SAM)
It can be observed that the P-SAM proportionately distributes a fixed epoch duration
among the WIs. However, if all WIs collectively have fewer flits to transmit than the number of
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flits which can be transmitted in an entire epoch, the fixed epoch duration will result in wasted
transmission slots. Therefore, we explore the next allocation mechanism with dynamic epoch
duration while still enabling partial packet transfer instead of sending whole packets on the fly as
they arrive at the WIs. In the D-SAM scheme, the slot duration is allocated dynamically based on
the predicted traffic demand of the WI. However, unlike the P-SAM scheme, the maximum
number of flits that can be transmitted in a slot is directly equal to the predicted demand of a WI.
Hence, the total number of flits that can be transmitted in an epoch or the epoch duration, can vary
among epochs for the D-SAM scheme. The allocated slot duration for WI, i at epoch, j+1,

is

given by
=D
Where, D

.

(4.3)

is the predicted traffic demand for WI i at epoch j. Similar to the P-SAM

scheme, in the D-SAM scheme, the demand information shared using the slot information packet.
This demand information is used to calculate the number of flits that can be transmitted in an
epoch. The flits that can be transmitted in epoch j+1,
∑
Here,

, is given by
.

(4.4)

is the allocated slot duration in the epoch j+1 for WI i. The duration of the next

epoch is calculated after all the predicted demand information of the WIs are shared in an epoch.
The allocation unit in a D-SAM contains the Slot_counter and the register file REGdemand as in
the P-SAM MAC. However, unlike the P-SAM scheme, the Epoch_counter for the D-SAM
scheme is updated with the sum of REGdemand and Demandself at the end of each epoch.
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In both P-SAM and D-SAM scheme, the allocation of slot duration for a WI is adjusted
dynamically at every epoch based on the demand of the WIs. We eliminate the possibility of
starvation of WIs in accessing the wireless channel as the predicted traffic demand is computed
for each epoch and all WIs with packets to send over the wireless medium is allocated a non-zero
number of transmission slots. The difference in slot allocation between the proposed MAC
mechanisms are shown via timing diagrams in Fig. 4.1.
Wireless Flow Control Mechanism
The wireless flow control mechanism enables an energy-efficient communication and
partial packet transmission through the wireless medium similar to conventional wireline NoCs
with virtual channel based routers. This results in lowering the buffer requirement in the output
VCs of the WIs. Consequently, the energy consumption of the WIs are reduced. The partial packet
contains one or more flits with same packet number. However, to ensure the correct flow of the
partial packets, a WI needs to share the information about the partial packets it is going to transmit

Fig. 4.1. Timing diagram of (a) P-SAM MAC and (b) D-SAM MAC.
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with other WIs before transmission begins. Thus, each WI generates a slot information packet at
the beginning of its transmission with the information regarding the partial packets to be
transmitted. Then this slot information packet is broadcast using the wireless medium to share the
partial packet information with other WIs. The slot information packet consists of several fields
such as a Header, Size, Demand, ID, and several 3-tuples. The number of 3-tuples in a slot
information packet is limited by the number of output VCs of the transmitting WI. The structure
of the slot information packet is shown in Fig. 4.1. The Header is used to identify and differentiate
the slot information packet from data packets. It also contains additional control information fields.
The size indicates the number of flits in the slot information packet. The maximum size of the slot
information packet depends on the number of tuples in the slot information packet and is much
smaller than a data packet. The Demand is populated with the value of the register Demandself. In
this way, the predicted traffic demand of the WI required by the allocation schemes is shared with
other WIs using the Demand field of the slot information packet. The identity of the WI is stored
in the IDself register and is used to populate the ID of the slot information packet by the transmitting
WI. This ID is used to index into the REGdemand by the receiving WIs and the predicted demand
value is updated with the Demand. The 3-tuples: (DestWI, PktID, NumFlits) in the slot
information packet is used to enable partial packet transmission and correct routing. The 3-tuple
containing information about the number of flits (i.e NumFlits) to be transmitted from the source
WI to the destination (i.e., DestWI) along with the packet ID (i.e., PktID) of the packet the flits
belong to. The PktID is used by the destination WIs to identify the appropriate VC to receive these
flits. In case the PktID does not exist at the destination WI, the WI reserves an unoccupied VC for
the new packet. Furthermore, to support broadcast traffic patterns, we propose to use a reserved
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value for the DestWI to denote a broadcast packet that is destined to all the WIs. This approach
for generating broadcast addresses is similar to Internet Protocol (IP) [13].
Energy-efficiency in wireless communication is further achieved by using sleep transistors
in the transceivers. We adopt the design of such sleepy transceivers from [14] where global wires
are used for signaling these transceivers. However, these global signaling lines adds up extra
wiring complexity. We propose to use the information in the slot information packet to generate
/

the
A

/

signals. This eliminates the need for these global signaling lines as used in [14].
unit in the WI turns the receivers on only when it is scheduled to receive flits in a

transmission slot. Otherwise, the receiver circuit is turned off. The

/

unit consists of

three counters: initial_sleep_counter, wake_counter and post_wake_counter. These counters
are set using the 3-tuples in the slot information packet. The initial_sleep_counter and
post_wake_counter is set to the number of flits transmitted to other WIs before and after sending
flits to this WI respectively. The wake_counter is set to the duration the receiver should be on, to
receive the flits destined to the WI. The initial_sleep_counter starts at the beginning of each
transmission slot. On expiration, the receiver is turned on and the wake_counter is started. The
expiration of the wake_counter turns off the receiver and starts the post_wake_counter. The
expirations of the post_wake_counter signifies the end of a transmission slot. At this point the
receiver is turned on to receive the slot information packet for the next transmission slot.
The proposed MACs naturally adapt to the scenario where no WI is predicted to have any
flits to transmit in a particular epoch. In case none of the WIs have any flits to send, the control
slot information packet is continuously shared with the other WIs. This allows for immediate
transmission whenever any WI has a flit to send without any wake-up latency. However, similar
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to CSMA, this requires all the receivers in the WIs to be always-on until they receive specific sleep
slot instructions from any WI.
Robust Medium Access
In the proposed MAC mechanisms, contention-free communication through the wireless
channel is enabled by allowing the WIs to transmit only in their respective transmission slot within
an epoch. The WIs are organized into a virtual ring, and the unique value in the IDself and IDprev
register denotes the order of a WI and the previous WI in the ring respectively. When a WI receives
a slot information packet for which the ID is set to the IDprev, the

/

unit turns the

transmitter on at the expiration of the current transmission slot (expiration of the
post_wake_counter). After turning the transmitter on, the WI creates and transmits its own slot
information packet to signify the beginning of its transmission slot. The transmitter is kept on till
the WI have flits to transmit in the transmission slot. The maximum duration of this transmission

Fig. 4.2. Architecture of the WI with the proposed MAC unit.
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slot (i.e. maximum duration for keeping the transmitter on) is computed according to the slot
allocation mechanism (i.e. P-SAM or D-SAM). However, this simple mechanism for turning the
transmitters on can fail if the slot information packet from the previous WI is not received by the
next WI. This can occur either due to a loss of tuning at the antenna, due to single event upset at
the IDprev register of the next WI or due to multibit error in the slot information packet. In such
cases, the next WI is unable to switch its’ transmitter on to share the slot information packet. This
will result in disabling access to the wireless channel to all WIs. We call this scenario as lost slot
information packet in this chapter. On the other hand, multiple WIs can start transmission when
the IDprev gets flipped to the ID in the slot information packet. In such case, multiple WIs will turn
their transmitter on and transmit a slot information packet. This will result in a corrupted slot
information packet at the receivers’ due to interference. Consequently, the WIs will not be able to
switch to transmission mode to access the wireless channel. We call this scenario as multiple slot
information packet in this chapter. However, unlike the token passing MAC mentioned in the
previous chapter, as the proposed MACs does not require to store any information regarding the
possession of the token (i.e. No HasToken is required), the dynamic MACs are inherently robust
against the failures due to bit flip in the token registers caused by SEUs in traditional T-MAC.
The proposed MAC mechanisms are robust against the failure of the wireless
interconnection fabric due to the lost slot information packet scenario. When the next WI is unable
to capture the slot information packet from the current WI, a lost slot information packet scenario
is detected by the next WI in the virtual ring. The next WI generates its slot information packet to
enable transmission through the wireless medium. To enable this, we equip the MAC unit with
IDprevParent register that contains the value of the IDprev from the previous WI in the ring. When
the next WI receives a slot information packet from IDprevParent and not from IDprev, it detects a
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lost slot information packet. In such case, the WIs waits till they receive the next slot information
packet. This waiting time is required rather than instantly generating the slot information packet,
as the current WI can still be transmitting using the wireless channel. When the next WI senses no
ongoing transmission in the wireless channel, it switches to transmitting mode by turning its
transmitter on and transmit a slot information packet. Hence, a WI is allowed to switch to
transmission mode only if it receives the slot information packet with ID set to either IDprev or
IDparentPrev. However, in case of the lost slot information packet, the demand values are inconsistent
across the WIs. In order to make them consistent, the next WI sets a bit in the Header of it’s slot
information packet to indicate resetting the allocation with equal demand for the next epoch.
Furthermore, to avoid the failure of accessing the wireless medium due to bit flip in the IDprev
register, we adopt the same Triple Modular Redundancy (TMR) based technique mentioned in the
previous chapter (section 3.2.5) where multiple copies of the IDprev register is used and a simple
TMR voting is used to determine the correct IDprev. Similar to the IDprev, we use multiple copies
of IDself and IDparentPrev to ensure no further failure in the wireless medium access occurs due to
SEU in these registers. In order to overcome from the failures due to single bit error in the
transmission, hamming distance based Error Correction Codes (ECC) similar to previous chapter
can be adopted. However, faults in the prediction logic and in the allocation mechanism is out of
the scope of this chapter.
The architecture of a WI for the proposed dynamic MAC mechanism including the
prediction unit, allocation unit and the

/

unit is shown in Fig. 4.2. In the section 4.3,

we evaluate the benefits of these MAC mechanisms in a WiNoC.
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4.2 WiMesh Architecture for the Test-Bed
In order to assess the benefits of the proposed MAC mechanisms, we equip the WIs in a
WiNoC with different state-of-the-art MAC mechanisms and evaluate the performance and energy
efficiency of the WiNoC architecture. Although, many different WiNoC architectures has been
proposed in literature, for the evaluation of the MAC mechanisms, we adopt a hybrid wired and
wireless architecture (i.e. WiMesh) as a test-bed. The WiMesh is chosen as the WIs are overlaid
on a regular wireline Mesh architecture which is primarily used in multicore products [15] as it is
easy to design, debug, and manufacture. In this section, we discuss the test-bed WiMesh
architecture in details.
Topology
The topology of the WiMesh architecture is a hybrid topology with both wireline and
wireless interconnects. In the wireline topology, each core is connected to a NoC switch using a
wireline link. The switches are then connected with other switches in its cardinal directions (i.e.
NSEW) using wireline interconnects to form a regular Mesh. Such Mesh based topology is
commonly used in several multicore based products [15]. The wireless links are then overlaid on
top of the wireline Mesh topology by deploying the WIs at some of the NoC switches. The wireless
links provide single-hop shortcuts among the distant NoC switches. This reduces the average hopcount and improves the performance and energy efficiency of the regular Mesh based NoCs.
However, for the best performance gains, the deployment of the WIs is critical [16][17]. In order
to deploy the WIs, we adopt the optimization method outlined in subsection 4.3.2.
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Physical Layer
The wireless interconnects realized by equipping each WI with an on-chip antenna, a
transceiver circuit and a serializer/deserializer buffers. Several on-chip antenna designs in the mmwave bands have been investigated [18]. A linear dipole occupies a large area proportional to the
wavelength of the carrier frequency. A patch antenna is directional mostly radiating perpendicular
to its plane. A log-periodic antenna is highly directional [19]. However, in order to enable
communication between any two pair of WIs, the antenna should demonstrate two characteristics:
i) the radiation pattern should be non-directional ii) the antenna should also provide the best power
gain for the smallest area overhead. The non-directional radiation pattern is required as the WIs
can be potentially at different angles with respect to each-other’s axes. Also, antennas with large
dimensions will result in increasing the area overhead. A CMOS compatible metal mm-wave
zigzag antenna operating at 60GHz mm-wave bands and bandwidth of 16GHz has been
demonstrated to possess these characteristics [20]. Hence, we equip the WIs with such miniature
on-chip zig-zag antenna to enable the long-range shortcuts among the WIs located at different part
of the chip.
The transceiver circuit should provide a very wide bandwidth and consume low power to
ensure high performance and energy-efficiency. We adopt the transceiver design from
[21][22][23] where low power design considerations are taken into account. Non-coherent on-off
keying (OOK) modulation is chosen, as it allows relatively simple and low-power circuit
implementation. The power and bandwidth of the OOK transceivers are adopted from fabricated
prototypes demonstrated in 65nm technology [21][22][23]. The wireless transceiver is shown to
dissipate 2.06pJ/bit sustaining a data rate of 16Gbps with a bit-error rate (BER) of less than 10-12
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while occupying an area of 0.17mm2 in post-layout design using TSMC 65nm CMOS process.
The serializer/ deserializer buffers realized through shift registers working as a data interface
between the transceiver and NoC switch.

Flow Control and Routing
The WiMesh contains both short (e.g. wired interconnects) and long (e.g. wireless) links. To
optimize the performance of such hybrid networks, authors in [8] proposed a shortest path based
routing. For the WiMesh architecture, we adopt such shortest path based routing scheme. In the
adopted routing scheme, the routing logic of the NoC switch contains a forwarding-table. To route
the header flits at the input VCs over the pre-computed shortest paths, the address of the next port
of the NoC switch is retrieved from this forwarding table. The header is then forwarded to an
empty output VC of that port. Such local forwarding information based routing eliminates the need
for maintaining non-scalable global routing information. Thus, for any system, the size of the
forwarding table is same as the number of nodes in the system. Hence, the routing is also scalable
with increasing system sizes. The shortest path between any two pairs of nodes in the network is
determined from a minimum spanning tree formed by Dijkstra’s algorithm. The minimum
spanning tree formed by the Dijkstra’s algorithm depends on the chosen start node. However, the
length of paths between any particular pair is independent of the start node. Hence, the minimum
spanning tree is selected randomly. Furthermore, as the minimum spanning tree is inherently free
of cyclic dependencies. By transferring flits along the shortest path routing tree extracted by
Dijkstra’s algorithm ensure deadlock free routing.
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4.3 Experimental Results
In this section, we evaluate the performance and energy efficiency of the proposed dynamic
MACs based WiNoC architectures. The WiMesh architecture discussed in the previous section is
used as a test-bed for this evaluation. The performance of the WiNoC architecture is measured as
the peak achievable bandwidth per core (a.k.a. bandwidth) and packet latency. The bandwidth is
determined as the average number of bits successfully routed to the destination cores per second
from each source core. The packet latency is the average number of clock cycles required to
successfully transmit a packet to the destination core. The energy efficiency of the WiNoC is
measured as the packet energy which is the average energy (both dynamic and static) required to
route a whole packet from source to destination through the NoC components (i.e. switches and
the links). In the next subsection, we describe the simulation platform used for the evaluations.
Simulation Platform
The NoC architectures (i.e. topology, switch architecture, flow control and routing
mechanism, MAC scheme, link delay and bandwidth etc.) are characterized using a cycle accurate
NoC simulator. The simulator accurately models the progression of the flits over the switches and
links per cycle accounting for those flits that reach the destination as well as those that are stalled.
The post-synthesis delay and the energy dissipation of the NoC components considering both
dynamic and static power consumption are annotated into the simulator for evaluating the
performance and energy efficiency of the NoC architectures. We consider a system size of 64 cores
that represents the current trends in multicore chip design in the industry [24]. We also demonstrate
the scalability of the proposed MAC by evaluating it for higher system size of 256 cores. In each
experiment with synthetic traffic, ten thousand iterations were performed eliminating transients in
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the first thousand iterations. We also evaluate the proposed MAC mechanism for application
specific traffic scenarios. For the wired switches, we adopted a wormhole based flow control
mechanism, where the packets are broken in smaller flow control units or flits [25]. The NoC
switch is adopted from a three-stage pipelined design [26]. Each switch is considered to have 4
VCs with a buffer depth of 2. However, as the WIs handle a large volume of traffic, an increased
number of VC of 8 with buffer depth of 16 is used. A moderate packet size of 64 flits is considered
for all our experiments. The width of all wired links is considered to be same as the flit size, which
is considered to be 32 bits. Hence, 256 byte of data is transferred in a packet which represents the
cache line size in many high-performance processors [27].
For the comparative study among different MAC mechanisms, we consider a wireless
token passing based MAC mechanism (e.g. T-MAC) as the baseline MAC mechanism. In the
baseline T-MAC mechanism, a token in the form of a wireless flit is circulated among the WIs in
a round-robin fashion. A WI can only transmit one entire packet when it possesses the token to
maintain the integrity of the wormhole routing mechanism over the wireless channel. Therefore,
the fixed duration of transmission slot in the baseline T-MAC is considered to be the size of one
complete packet. This necessitates increased buffer depth of 64 flits to accommodate complete
packets in the VCs of the WIs with this MAC.
The packet energy is estimated by adding the energy consumption in link (both wired and wireless)
and switch traversals by the packet. The energy dissipation and delay of the wired link is obtained
through Cadence simulations considering the specific lengths of each link based on the established
topology in the 20mmx20mm die. For the wireless interconnect, we adopted the antenna [20] and
the transceiver design from [21][22][23]. The NoC switches and proposed dynamic MAC units
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Table 4.1. CHARACTERISTICS OF DYNAMIC MAC UNIT
Allocation Unit
Prediction
Unit

P-SAM

D-SAM

0.15

0.16

0.08

Area (um2)

958.68

1264.32

Delay (ns)

0.12

0.12

Power (mW)

Total

/
Unit

P-SAM

D-SAM

0.06

0.37

0.29

373.32

406.05

2629.02

1738.05

0.13

0.14

0.14

0.14

are synthesized from a RTL level design using 65nm standard cell libraries from TSMC using
Synopsys. A 2.5GHz clock and 1V supply voltage (i.e. Vdd) representing the nominal frequency
and voltage for the 65nm technology node is used for synthesis. The synthesis result of the
proposed dynamic MAC unit is shown in Table 4.1. The power consumption and the delay of the
MAC unit is considered in our simulations. However, as is evident from Fig. 4.2, the MAC unit is
parallel to the datapath of flit transmission and reception. Therefore, its latency does not impact
the overall data latency. However, the energy and delay overheads of circulating the slot
information packet is considered in our simulations. The delay overhead due to the slot information
packet depends on its size. In the WiMesh architecture, the maximum size of the slot information
packet turns out to be 4 flits. Next, we use this simulation platform to optimize the WiMesh
architecture for best performance before performing the evaluations of the proposed MAC
mechanism.
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Optimizing the Baseline WiMesh
To optimize the baseline WiMesh architecture for best performance, we divide the Mesh
in small logical subnets of equal size where the size denotes the number of cores in a subnet. The
WIs are then deployed in one of the central switch of the subnet. A conceptual view of the WiMesh
architecture is depicted in Fig. 4.3. The performance of the baseline WiMesh architecture (i.e.
WiMesh with T-MAC) varies with different subnet sizes as the number of WIs in the system varies
due to the WI deployment strategy. In the WiMesh architecture, when the subnet size is large (i.e.
the number of WIs is low), each WI is shared by many cores. This result is a high traffic load
through the WIs as they provide long-range shortcuts between distant switches. On the other hand,

Fig. 4.3. 64 core WiMesh architecture with 8 WIs.
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when the subnet size is small (i.e. number of WIs is high), the interval between two consecutive
channel accesses by a WI is large. Due to this long interval in channel access, the flits at the WIs
waits longer. Hence, to achieve the best performance in the baseline WiMesh, the subnet size or
number of WIs should be optimized.
Fig. 4.4 depicts the peak achievable bandwidth per core for the 64-core baseline WiMesh
with different subnet sizes for uniform-random traffic pattern. We follow the same subnet based
WI deployment strategy while generating the WiMesh configurations with different number of
subnets. Uniform-random traffic pattern is used for this optimization to capture the effect of both
short and long distance communication. In the uniform-random traffic pattern, a packet is
addressed to any other core with equal probability. From Fig. 4.4, it is observable that the
performance of the WiMesh is maximum when the subnet size is 8 (i.e. number of WIs = 8). When
the subnet size is lower (e.g. 4) than the optimal value, due to an increased number of WIs in the
system, the interval in channel access by a WI increases. This increases the packet waiting time at
the WIs and results in a lower performance than the WiMesh with subnet size of 8. Alternatively,
when the subnet size is larger (e.g. 16) than this optimal value, each WI is shared by more number
of cores and the traffic load at the WIs is increased. This results in a congestion at the WIs and
reduces the performance of the WiMesh. As the performance for the WiMesh is maximum for a
subnet size of 8 (i.e. 8 WIs), we consider this as the baseline WiMesh configuration. This
configuration is also used for evaluating WiMesh with other MAC mechanisms so that consistency
across all the architectures is maintained. To differentiate these WiMesh architectures with
different MAC mechanisms, we use the notation WiMesh+MAC to denote the WiMesh with a
specific MAC mechanism.
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Determining the Weights for Demand Prediction
In the proposed dynamic MAC mechanism, the duration of the transmission slots is
allocated based on the predicted traffic demand of the WIs. Hence, the performance benefit due to
the dynamic slot allocation mechanisms are dependent on the error in prediction. To study the
sensitivity of the performance on the prediction errors, we evaluate the performance of the
WiMesh+D-SAM architecture with varying prediction errors. The prediction error is measured as
the root mean square error (RMSE) which is the difference between the predicted traffic demand
and the actual traffic demand on an average. To vary the RMSE of the predicted traffic demand,
we vary the weights KP, KD, and KI in equation 4.1 for demand prediction. Fig. 4.5 shows the peak
achievable bandwidth per core and the RMSE of the predicted traffic demand for the WiMesh+DSAM architecture with uniform-random traffic pattern. As can be observed from the figure, with
a decrease in the RMSE of the predicted traffic demand, the performance of the WiMesh

Peak Achievable Bandwidth per
core (Gbps)

architecture improves. This is because, with decreasing prediction error, the number of slots
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Fig. 4.4. Peak Achievable Bandwidth per core for baseline WiMesh with varying subnet
size.
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wasted in transmission also decreases, improving the performance of the WiMesh+D-SAM
architecture. Hence, it is important to accurately predict the traffic demand at the WIs to achieve
the full benefit of the proposed dynamic MAC mechanisms.
To minimize the error in the predicted traffic demand, we adopt a two-step optimization
process commonly used for optimizing the weights in PID based control systems [28]. In the first
step of this optimization process, we determine the optimal value for weight KP and KI by setting
KD to 0. In the second step, we determine the value of the weight KD for the optimal value of KP
and KI. For quick response to the variations in traffic demands arising from the self-similar and
bursty on-chip traffic [7], the WI with highest variation in flit arrival is considered for determining
the optimal value of the weights. These optimal weights are then used to predict the traffic demand
for all WIs. To generate the training set of actual traffic demand of the WI, we monitor the number
of incoming flits at the WI per epoch for the baseline WiMesh architecture for uniform random
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traffic at full injection load of 1 flit per core per cycle with a self-similar injection pattern. The
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RMSE of predicted traffic demand
Fig. 4.5. Bandwidth per core with varying prediction errors for the WiMesh+D-SAM
architecture.
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Fig. 4.6. Cost function J(D) with respect to KI and KP. Insets: only along KP and KI axes.
training set contains 5,000 traffic demand values per WI. Then, we construct a cost function J(D)
for capturing the RMSE of prediction, which is given by,

∑

where,

and

(4.5)

is the predicted and actual traffic demand for at epoch i, m is the

total number of samples in the training set. As the cost function is based on squared value of errors,
it is convex in nature and have one minima. Hence, the main goal of the optimization process is to
determine the minima of equation 4.5 and the values of KP, KI and KD at the minima are the optimal
weights.
At the first step of the two-step optimization, we set KD to 0 and use the gradient descent
method to find the minima of the cost function. At each iteration of the gradient descent method,
the value of KP and KI is updated and the predicted traffic demand of the WIs are calculated using
equation 4.1 with these updated values. This prediction is then used for determining the value of
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Fig. 4.7. Cost function J(D) with respect to KD.
the cost function at each iteration. When the gradient descent converges to the minima of the cost
function, the values of KP and KI at that iteration is considered as the optimal value. The values of
the cost function with different KP and KI values at different iteration of the gradient descent
algorithm is shown in Fig. 4.6. It can be seen from the figure that the value of the cost function is
minimum when KP = 0.66 and KI = 0.13. Then, at the second step of the optimization process, the
optimal KP and KI values are used to determine the value of KD using the same cost function and
gradient descent algorithm used in the first step. The values of the cost function for different values
of KD is shown in Fig. 4.7. From Fig. 4.7, it is observable that the cost function is minimized when
KD is 0.2041. These weight values are then used in equation 4.1 to predict the demand of the WIs
as required by the dynamic MAC mechanisms.
Fig. 4.8 demonstrates the predicted traffic demand of the WIs at each epoch along with the
actual traffic in that epoch. An epoch size of 100 cycles is considered here. From the figure, it is
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observable that the predicted demand values closely resemble the actual traffic demand and the
RMSE is 1.905 flits per epoch over 200 epochs. Hence, the PID mechanism is capable of tracking
the traffic variation with high accuracy. Due to the self-similar and bursty nature of the traffic, the
utilization stays dormant for long periods of time. However, when packets are injected and routed
there is a steady injection rate for a period of time. The integral and proportional components of
the PID tracker tracks the self-similar temporal behavior of the traffic utilization whereas the
derivative component is able to track the sudden changes. Therefore, the prediction is adjusted
almost immediately with a change in utilization. This enable an accurate prediction by the PID
mechanism. We also observe that, due to the accurate traffic demand prediction and efficient
allocation of the transmission slots based on these prediction, the number of wasted slots (no flits
are transmitted) reduces by 1.3% and 13.5% respectively for the WiMesh+P-SAM and
WiMesh+D-SAM architecture when compared to the baseline WiMesh for uniform-random
traffic. We further study the effect of this reduction in the wasted slots on the performance and
energy efficiency of these architectures with different traffic patterns in the next subsections.
Performance Evaluation with Synthetic Traffic
In this section, we evaluate the performance and energy efficiency of the WiMesh
architecture with different MAC mechanisms for synthetic traffic patterns. Uniform random,
hotspot, and bit complement synthetic traffic patterns are used in this evaluation. A self-similar
temporal injection pattern is adopted for each of the synthetic traffics in this section. We also
evaluate the WiMesh architecture for broadcast traffic pattern to capture a wide range of cache
coherency traffic in a multicore system.
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Fig. 4.8. Predicted traffic demand for the 8 WIs at each epoch using the PID tracking
based prediction mechanism with optimal weights.
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Evaluation with Uniform Random Traffic Pattern
The peak achievable bandwidth per core and packet energy at network saturation for both
the wireline Mesh and the WiMesh architectures with different MAC mechanism for uniformrandom traffic pattern is shown in Fig. 4.9. Due to the presence of long-range wireless shortcuts
in the baseline WiMesh architecture, the peak bandwidth per core and the energy efficiency
improves compared to the wireline Mesh architecture. However, in the baseline WiMesh, slots are
wasted when WIs do not have a whole packet to transmit. This limits the performance gain of the
baseline WiMesh. Hence, the performance of the baseline WiMesh can be improved, by allowing
partial packet transmission and dynamically adjusting the transmission slots of the WIs. The
dynamic WiMesh architectures studied in this chapter (i.e. WiMesh+P-SAM, WiMesh+RACM,
WiMesh+D-SAM), adjusts the transmission slots of the WIs at each epoch. Such allocation
strategy of transmission slots enables WIs with higher traffic demand to access the wireless
channel for a longer duration. This results in improved performance and energy efficiency for the
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dynamic WiMesh architectures compared to the baseline WiMesh as shown in Fig. 4.9. However,

Fig. 4.9. Peak achievable bandwidth per core and average packet energy for uniform
random traffic.
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for both WiMesh+P-SAM and WiMesh+RACM architectures, the transmission slots are adjusted
keeping the duration of the epoch constant. This result in wasted transmission slots. Moreover, in
the RACM, the adjustment is based on current utilization instead of predicted ones. On the other
hand, in the WiMesh+D-SAM architecture the duration of the epoch is determined based on the
predicted traffic demands of the WIs further reducing wasted slots. Due to the efficient allocation
of the transmission slots and the adjustment in epoch, the number of slots wasted for the
WiMesh+D-SAM architecture reduces by 12.4% and 10.7% when compared to the WiMesh+PSAM and WiMesh+RACM architectures respectively. This results in improving the performance
of the WiMesh+D-SAM architecture compared to the others.
The benefits of the WiMesh+D-SAM architecture is more evident in Fig. 4.10, where the
average packet latency at different injection load is shown for the wireline Mesh and WiMesh
architectures for uniform random traffic. At very low load the latency of all the architectures is the
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Fig. 4.10. Average packet latency with varying injection loads for uniform random traffic.
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same as they have the same topology. However, at moderate load, the average packet latency for
the WiMesh+D-SAM is lower than all other architectures considered in this paper. The gain in
average packet latency for the WiMesh+D-SAM significantly increases at higher injection loads
due to the increase in temporal and spatial variation in traffic demand. This is due to the efficient
allocation of transmission slots based on the predicted traffic demand of the WIs.
Evaluation with Non-Uniform Traffic Pattern
In this section, we evaluate the performance and energy efficiency of the WiMesh
architectures for non-uniform synthetic traffic. Two non-uniform synthetic traffic patterns, hotspot
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and bit-complement are used for this evaluation.

Fig. 4.11. Peak achievable bandwidth per core and average packet energy for hotspot
traffic.
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Fig. 4.12. Peak achievable bandwidth per core and average packet energy for bit
complement traffic.
For the hotspot traffic pattern a certain volume of traffic generated from all cores is destined
towards a hotspot core. All other packets are sent to other cores following a uniform distribution.
This type of traffic pattern is common for directory-based cache-coherent shared memory
multiprocessor system where communication among the cores and directory is frequent [29]. In
our experiment, 10% of the total traffic is destined to the hotspot core which is chosen to be a core
with a WI. In the bit-complement traffic pattern, packets from each core is always destined to cores
whose ID is a complement of the source core. For example, packets generated from core i is always
destined to core with ID (N-i+1), where N is the number of cores in the system. Fig. 4.11 and Fig.
4.12 shows the peak achievable bandwidth per core and packet energy for the wireline Mesh and
the WiMesh architectures with different MAC mechanisms at network saturation for hotspot and
bit complement traffic pattern respectively. For both non-uniform traffic patterns, the baseline
WiMesh architecture outperforms the wireline counterpart due to the long-range wireless
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shortcuts. The performance of the WiMesh architectures with dynamic MAC is better compared
to the baseline WiMesh architecture. Similar to the uniform random traffic, the peak achievable
bandwidth per core is highest and the packet energy is lowest for the WiMesh+D-SAM
architecture among all the dynamic WiMesh architectures due to the reduction in number of wasted
slots.
We also evaluate the average packet latency for different WiMesh architectures with these
non-uniform traffic patterns as shown in Fig. 4.13 (for hotspot traffic) and Fig. 4.14 (for bit
complement traffic). It can be seen from the figure that the average packet latency for the dynamic
WiMesh architectures are lower than the baseline WiMesh at all injection load due to the reduction
in number of wasted slots. The packet latency is lowest for the WiMesh+D-SAM architecture, as
less number of slots are wasted due to the efficient demand based allocation. This is also consistent
with our observation on average packet latency for uniform-random traffic where the packet
latency is lowest for the WiMesh+D-SAM architecture.
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Fig. 4.13. Average packet latency with varying injection loads for bit complement traffic.
100

Wireline Mesh
Baseline Fixed
WiMesh+P‐SAM
WiMesh+RACM
WiMesh+D‐SAM

350
300
250
200
150
100
50

Average Packet Latency (Cycle)

400

0
0

0.05

0.1
0.15
0.2
0.25
Injection Load (Flits/core/cycles)

0.3

Fig. 4.14. Average packet latency with varying injection loads for hotspot traffic.
From these evaluations of the WiMesh architectures, we see that the D-SAM MAC
mechanism provides the best performance and energy efficiency due to the efficient slot allocation.
Hence, for further investigation, we consider only this dynamic MAC mechanism.
Evaluation with Broadcast Traffic Pattern
Maintenance of cache coherency is a common requirement in a multicore environment
[30]. As mentioned in the previous subsection, a hotspot traffic pattern best represents the traffic
for directory based cache coherency. However, to capture the communication pattern of broadcast
based cache coherency protocols, we evaluate the proposed D-SAM MAC for broadcast traffic
patterns. For this purpose, we consider a certain percentage of the traffic generated by the cores to
be of broadcast nature. The rest of the traffic is unicast and the destinations are generated following
the same uniform-random strategy described in subsection 4.3.4.1. Broadcast packets are
duplicated during routing only when shortest paths to receiving cores diverge.
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Fig. 4.15 shows the relative gain in peak bandwidth per core and reduction in average
packet energy for the WiMesh+D-SAM and baseline WiMesh architectures with respect to the
wireline Mesh for varying percentage of broadcast traffic. It can be observed from the figure that
for different percentage of broadcast traffic the relative gain in performance and reduction in
packet energy for the WiMesh+D-SAM architecture is higher than the baseline WiMesh
architecture due to the efficient allocation of the transmission slots based on the predicted traffic
demands. However, the relative gain in performance and packet energy displays a convex pattern
with the increase in broadcast traffic percentage for both architectures. This is because the
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Fig. 4.15. Percentage gain in peak bandwidth per core and reduction in average packet
energy with broadcast traffic.
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inherent broadcast capability of the wireless interconnect, a single transmission via the wireless
medium is sufficient for transmitting the broadcast packets to large parts of the chips directly via
the WIs. The non-directional antennas and the shared wireless band makes the wireless
interconnections inherently broadcast friendly. This results in the initial improvement in relative
performance in both wireless architectures. However, the receiving WIs routes these broadcast
packets downstream using the underlying wireline Mesh network. Increasing the percentage of
broadcast packets eventually result in congestion of the WIs as they route a relatively larger
number of packets compared to regular NoC switches. This eventually reduces the bandwidth and
energy gain per packet with the increase in the percent of broadcast traffic as the wireless
interconnection gets saturated.
Evaluation with Application Specific Traffic
In this section, we evaluate the performance of the WiMesh+D-SAM architecture with
application specific traffic patterns from PARSEC and SPLASH2 benchmark suites. To generate
the application specific traffic patterns, we consider a multicore chip with 16 memory cores and
16 out-of-order (OoO) cores. Each core consists of a 32KB of L1 and 512KB of L2 cache running
a Directory-Based MOESI cache coherency protocol. This core configurations are then used to
extract the core-to-memory and memory-to-memory cache coherency traffic for the PARSEC and
SPLASH2 benchmark applications when they are executed till completion using SynFull [6]. To
map these traffic patterns to the 64-core environment, we consider 16 equal sized clusters where
each cluster contains one memory core and 3 OoO cores. Three threads of the same application
are then executed on the multicore chip so that each core in a cluster runs certain portion of a
thread and the memory cores in the clusters are shared among the threads.
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The percentage reduction in average packet latency and average packet energy for the
baseline WiMesh and WiMesh+D-SAM architecture with respect to the Wireline Mesh for
different application specific traffic patterns is shown in Fig. 4.16. The latency best represents the
performance in these cases as the interconnection network is not saturated in the steady-state. The
reduction in average packet latency and average packet energy for both wireless architecture varies
between applications due to the variation in traffic patterns resulting in different traffic demands
at the WIs. The long-range wireless shortcuts present in the baseline WiMesh architecture reduces
the hop-count and provides efficient paths between core-to-memory and memory-to-memory
pairs. Consequently, the energy efficiency and packet latency for the baseline WiMesh improves
by 27.5% and 8.22% on an average over the wireline Mesh. On the other hand, the WiMesh+DSAM architecture, not only provides the benefits of the long-range wireless shortcut but also
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dynamic adjustment of the transmission slots and the epoch in the WiMesh+D-SAM architecture
enables further improvement in energy efficiency and latency for the application specific
compared to the baseline WiMesh. The average reduction in packet latency and packet energy for
the WiMesh+D-SAM architecture compared to the Wireline Mesh is 33.29% and 47.73%. In the
best case the improvements are 66.4% and 85.6% for latency and energy respectively. Hence, like
synthetic traffic, the dynamic MAC enables improvement in energy efficiency and performance
over the baseline T-MAC mechanism for the application specific traffic patterns.
Performance Evaluation with Varying Flit Size
We discuss the performance of the WiMesh+D-SAM architecture with varying flit size and
compare it with the baseline WiMesh architecture with the corresponding flit size. The increase in
flit size is accommodated in the wireline network by the cost of extra hardware and silicon real
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interconnect is not easily scalable. Consequently, with increasing flit size, the cycles required to
transmit a flit also increases. Thus, it is important to explore the effectiveness of dynamic MAC
mechanism with varying flit size. Here, we investigate the performance of the WiNoC with the
proposed MAC for flit sizes of 32, 64 and 128 bits. This is because as noted in [31], higher flit
widths beyond 128 are shown to provide marginal gains in performance of a NoC based system.
For all the cases the packet size is considered to be 64 flits.
The relative gain in peak bandwidth and reduction in packet energy for the baseline
WiMesh and WiMesh+D-SAM architecture compared to the wireline Mesh with varying flit size
is shown in Fig. 4.17. In this evaluation, we have used the uniform-random traffic pattern. From
the figure, it is observable that the performance gain of the baseline WiMesh compared to the
wireline Mesh diminishes with increasing flit size. This is because, the physical bandwidth of the
wireless links does not increase with increase in flit size requiring more number of cylces to
transmit a single flit. On the other hand, in the WiMesh+D-SAM architecture, the WI transmission
slots in each epoch are dynamically adjusted based on the predicted traffic demand resulting in a
lower number of wasted slots even with an increase in flit size. Due to this, the degradation in
relative performance gain with increasing flit size for the WiMesh+D-SAM architecture is less
steep than the baseline WiMesh. With a flit size of 128 bits the performance and packet energy of
the baseline WiMesh is similar to the wireline Mesh. On the other hand, the performance of the
WiMesh+D-SAM is higher than both the baseline WiMesh and wireline Mesh for all flit sizes.
The same trend is observed for reduction in packet energy.
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Performance Evaluation with Different System Sizes
In this section, we investigate the performance and energy benefits of the dynamic MAC
mechanism for larger system sizes. We considered two architectures with system size of 256 cores.
In the first architecture, we considered the same number of WIs as in the 64 core system (i.e. 8
WIs). Hence, the subnet size will be much larger in this case and the WIs handle a high volume of
traffic. In the second architecture, we considered the subnet size to be constant, increasing the total
number of WIs in the system (i.e. 16 WIs). We adopted the same WI placement strategy mentioned
in subsection 4.3.2 for these architectures.
The relative gain in peak achievable bandwidth per core and packet energy for the 256 core
WiMesh architectures compared to the baseline 256 core WiMesh architecture with uniform
random traffic is shown in Fig. 4.18. It is observable from the figure that the dynamic allocation
based D-SAM MAC outperforms the baseline MAC in terms of performance and energy efficiency
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Fig. 4.18. Relative performance with varying system size.
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improvement in performance is lower when the number of WIs are increased along with the system
size (i.e. constant subnet size) compared to the case when the number of WIs remains constant.
This is because, with increase in the number of WIs, the traffic is also distributed among the WIs
and there is less spatial variation among the WIs. Therefore, for larger system size also the D-SAM
MAC improves the performance of the WiMesh architectures compared to the baseline MAC
mechanism.
Performance Evaluation with Failure of Wireless Medium Access
In this section, we investigate the effect of failure on bandwidth and packet energy for the
WiMesh+D-SAM architecture without the robustness measures. In our experiments, we have
considered both the lost slot information packet and multiple slot information packet scenario as
discussed in section 4.1.4. The failures are injected after first thousand cycle of simulation.
Moreover, as the failures prohibits the WIs from accessing the wireless channel, the WI causing
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the failure is chosen randomly for this experiment. When the slot information packet is lost, no WI
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Fig. 4.19. Degradation in packet energy and bandwidth for failure in medium access
mechanism for WiMesh+D-SAM architecture.
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is able to transmit through the wireless channel and flits are accumulated in the buffers of the WIs
till they are full. Once there are no empty buffers in the WIs, flits are routed to the destination
using the wireline links (similar to chapter 3). Alternatively, when multiple WIs generates the slot
information packet, simultaneous transmissions from multiple WIs will result in interference. This
will also corrupt the data transmitted over the wireless channel. However, with the robust D-SAM
MAC, the access to the wireless medium can be completely restored after a few cycles only.
The degradation in bandwidth and energy-efficiency for the WiMesh+D-SAM architecture
without and with robustness measures are shown in Fig. 4.19. As can be seen from the figure,
when the access to the wireless medium is lost due to a lost slot information packet or multiple
slot information packet, the bandwidth and the packet energy decreases significantly compared to
case with no failure. When the slot information packet is lost, the degradation in packet energy
and bandwidth is due to rerouting the packets through the multi-hop wireline mesh. Alternatively,
for multiple slot information packets, the degradation is due to both rerouting and corrupted data
transfer through the wireless medium. For uniform random traffic pattern, the degradation in
packet energy for these failure cases is 17.0% and 19.3% for the lost slot information packet and
multiple slot information packet scenarios respectively. However, the robust D-SAM MAC can
recover from such failure cases and the degradation in bandwidth and packet energy after recovery
is 0.37% and 0.14% respectively, which is comparable to the case with no failure.
Evaluation with Alternative WiNoC Architecture
To justify the benefits of the dynamic MAC mechanism, it is important to investigate the
performance of other WiNoC architectures with the proposed dynamic MAC mechanism. In this
section, we study the performance and energy efficiency of an alternative WiNoC architecture
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Fig. 4.20. Percentage gain for HiWiMesh architecture with 64 cores.
equipped with the proposed dynamic MAC mechanism. For the alternative WiNoC architecture
we considered a hierarchical architecture as many of the WiNoC architectures proposed in
literature adopt a hierarchical approach [20][32]. Similar to the WiMesh, the underlying wireline
topology of the hierarchical WiNoC is a Mesh. The Mesh is then divided into equal sized subnets
and each subnet has a hub. The hub is a NoC switch that is connected to all other switches in a
subnet using wireline links. These hubs are placed at the center of each subnet.The hubs are in
turn, connected to other hubs in a Mesh fashion using wireline links. We considered the same
number of subnets for the hierarchical architecture as in the WiMesh. We refer to this wireline
architecture as HiMesh. To overlay the wireless links on top of this HiMesh architecture the hubs
are then equipped with WIs. System-level simulations are used to find the optimal number and
location of the WIs among the hubs to maximize the bandwidth of the HiWiMesh. The optimum
bandwidth is observed for the configuration with 3 WIs. The HiWiMesh with the T-MAC and DSAM MAC mechanism is referred to as baseline HiWiMesh and HiWiMesh+D-SAM architecture.
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Fig. 4.20 shows the percentage gain in peak achievable bandwidth per core and average
packet energy for the baseline HiWiMesh and the HiWiMesh+D-SAM architecture with respect
to the wireline HiMesh architecture for uniform-random traffic pattern. The single-hop wireless
shortcuts in the baseline HiWiMesh enables efficient data transfer between the subnets and
improves the performance and energy efficiency by 3.6% and 18% compared to the wireline
counterpart. On the other hand, the gain in performance and packet energy for the HiWiMesh+DSAM architecture is higher than the baseline HiWiMesh architecture, as the transmission slots are
dynamically adjusted based on the traffic demand of the WIs. This is consistent with our earlier
evaluation with WiMesh architecture. Hence, the improvement in performance and energy
efficiency for the D-SAM MAC can be observed in the hierarchical architecture as well.
Overhead Analysis
From post-synthesis analysis shown in table 1 the area of the D-SAM MAC unit is 0.0017
mm2. Each transceiver occupies an area of 0.17mm2 [21][22][23]. Therefore, the overhead of the
proposed MAC unit is 1% of the transceiver. The longest dimension of the zig-zag antennas is
0.3mm and they occupy a passive area using top-layer metal traces [20]. For the WiMesh
architecture with 64 cores and 8WIs the total area overhead of the MAC units is only 0.0038% of
the 400mm2 chip.

4.4 Summary
In this chapter, we explore the design of two dynamic MAC mechanisms that are able to
efficiently adjust the transmission slots to the WIs with spatial and temporal variation of traffic
demand through the WIs. The dynamic MAC mechanism tracks the traffic demand of the WIs and
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predicts the future traffic demand of the WI based on it. These predicted demands are then shared
among the WIs using a slot information packet. The slot information packets also enables partial
packet transmission and reduces the buffer requirement at the WIs. The predicted traffic demands
are used to allocate the transmission slots to the WIs. This enables the energy efficient
communication through the wireless channel. The energy-efficiency is further improved by
equipping the WIs with a

/

unit that allows the receiver to be on only when it is

scheduled to receive flits in a transmission slot. Using cycle accurate simulations, we show that
the prediction based dynamic MAC mechanism improves the performance of a WiNoC
architecture compared to a baseline token based MAC for a wide range of synthetic and application
specific traffic patterns. For application specific benchmark traffic patterns, the improvement
compared to a wireline mesh NoC can be as high as 66.4% and 85.6% in latency and packet energy
respectively for a low area overhead of 0.0038% in a 400mm2 chip. Therefore, the benefit of the
proposed MAC mechanism is significant for negligible additional overhead.
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Chapter 5
CONCLUSION AND FUTURE RESEARCH DIRECTIONS
The aim of this work is to demonstrate how the design of robust and traffic-aware MAC
mechanisms can assist in achieving better energy-efficiency and performance for mm-wave
WiNoC architectures. This chapter concludes the work accomplished in this dissertation by
summarizing significant contributions. It also points towards various promising future directions
originating from this research work.

5.1 Conclusion
Mm-wave wireless interconnect has emerged as a CMOS compatible solution to the multihop communication problem over metallic links in traditional NoCs. However, being an emerging
technology, the mm-wave wireless interconnect is can suffer from failures due to design and
integration challenges. Moreover, shrinking feature size augmented by on-chip wireless
transmission, single event upsets (SEU), and vulnerability to noise for the transceivers working in
high frequency ranges can result in random failures in the wireless interconnect during operation.
Such failures results in disabling the access to the wireless medium and degrade the benefits of the
novel interconnect technology. Hence, to exploit the energy and performance benefits of the novel
mm-wave wireless interconnect technology, it is necessary to design WiNoC architectures that can
provide considerable performance and energy gains even with the failure of the wireless
interconnect. Furthermore, the WiNoC architectures are designed to satisfy the traffic needs of the
applications running on the multicore system while consuming lower energy. The pattern of
communication and the volume of data transferred through the wireless medium depends on the
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applications. Consequently, the energy and performance gains due to the wireless interconnect is
also dependent on the application running on a multicore system. Even for the same application,
due to bursty and self-similar traffic pattern, large spatial and temporal variation in traffic demand
is observable among the WIs used as a gateway to the wireless channels in the WiNoC
architectures. Inefficient management of the wireless channel access based on this traffic demand
can result in partial benefit of this novel interconnect technology. This dissertation aims to mitigate
the gap between the existing WiNoC design methodology and the issue with robustness of the
wireless interconnect and traffic-aware medium access.
To address the issues with robustness and traffic adaptivity, we first investigate the
opportunities with robust WiNoC architecture design. Our proposed solution for designing the
robust WiNoC architecture encompasses both in the topology design and MAC mechanism design.
From detailed system level simulation, we observe that, due to optimizing the topology for the
variation in utilization and inherent fault-tolerant properties of small world networks, the smallworld based OSWiNoC is the most resilient topology with failure of the wireless interconnect. The
MAC mechanism for the robust WiNoC architecture is based on a simple, low-overhead and fair
token based TDMA MAC mechanism which is a common design choice for many WiNoC
architectures. The proposed robust MAC mechanism equipped with a TMU module is able to
recover from the failures due to errors in transmission or bit flip errors caused by SEUs. The power
overhead of the TMU is very nominal and the total power of the TMU is only 0.16% of the wireless
transceiver. Furthermore, the Hamming code based SEC-ECC modules equipped with the WIs
improves the reliability in wireless data transfer by reducing the FER from 10-14 to approximately
10-28. Then, we address the issue of designing a traffic-aware MAC mechanism that ensures the
efficient utilization of the wireless channel for the WiNoCs. The proposed traffic-aware MAC
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mechanisms are based on the principles of TDMA mechanism as it is simple to implement and the
overhead is low compared to other medium access mechanisms. The dynamic MAC mechanisms
are able to efficiently adjust the transmission slots to the WIs with spatial and temporal variation
of traffic demand through the WIs. The MAC mechanisms are also robust against the failure of
the wireless interconnect. Using cycle accurate simulations and WiMesh as a test-bed WiNoC
architecture, we observe that for uniform random traffic pattern, due to the accurate PID tracking
based prediction, the proposed MACs (i.e. P-SAM and D-SAM) improves the utilization of the
wireless channel by 1.3% and 13.5% compared to a baseline token based MAC. This results in an
improvement in performance and reduction in packet energy for the proposed MAC mechanisms
for uniform random synthetic traffic. Through further detailed simulation, we show that the
prediction based dynamic MAC mechanism improves the performance of a WiNoC architecture
compared to a baseline token based MAC for a wide range of synthetic and application specific
traffic patterns. For application specific benchmark traffic patterns, the improvements compared
to a wireline mesh NoC can be as high as 66.4% and 85.6% in latency and packet energy
respectively for a low area overhead of 0.0038% in a 400mm2 chip.

5.2 Future Research Directions
In this dissertation, we have investigated the possibilities with dynamic mm-wave wireless
interconnects. However, design of dynamic wireless interconnects only allows us to harvest the
partial benefit of the entire WiNoC. On the other hand, recent research has shown that dynamically
allocating the resources in the NoC router can result in improving the performance of the
traditional NoCs [1]. As the WiNoCs are hybrid interconnection network, a traffic-aware wireline
and wireless link will enable better utilization of the NoC resources and will result in improving
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the performance. On the other hand, wireless interconnect is also shown to improve the
performance of the multi-chip systems over traditional I/Os. This is because the wireless
interconnect enables long range communication between the cores in different chips and transfer
of protocols for on and off chip communication is not required [2],[3]. However, robust and trafficaware wireless links can help in improving the performance of such systems. In this section, we
outline the future research directions where the idea of traffic awareness can be extended to
improve the performance of the wireless interconnect.
Robust and Traffic-Aware Wireless Multi-Chip System
Design of large multicore systems requires larger area on silicon. However, larger chips
results in lower yield. Compared to large chips, small chips reduce the number of faulty chip in a
wafer and hence improves the yield. However, small chips can increase the total combined cost
(e.g. packaging cost, assembly cost, and testing cost) of development [1]. It also provides less
functionality as it contains a small number of cores. Hence, to provide the computational power
for the high-performance applications, multiple moderately smaller dies within a package can be
integrated to provide the functionality of a large chip with higher yield [5]. Such multichip systems
are all pervasive in hardware infrastructures from servers to data centers. The interconnection
between the chips in a multichip system is realized via I/O interconnects. However, the pitch of
the I/O interconnects in ICs is not scaling as fast as the gate lengths or pitch of on-chip
interconnects [6]. Furthermore, due to different interconnection frameworks for on-chip and offchip communication, data from cores located within the chips need to travel to the I/O blocks,
traverse the inter-chip link and then be routed to the final destination inside the target chip. Besides,
switching between protocols is necessary if the off-chip communication protocol is different from
the on-chip one. All these factors reduce the efficiency in terms of energy consumption as well as
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latency and bandwidth of the data transfer between cores in a multichip system. Mm-wave wireless
interconnects can be used to provide a seamless interconnection network for both on-chip and offchip communication [2]. However, utilizing the full potential of the novel mm-wave interconnect
technology in a multichip system requires overcoming two critical design challenges: i) design of
efficient, simple and robust medium access control (MAC) mechanism, and ii) managing the
wireless bandwidth effectively. Hence, design of robust and traffic-aware MAC mechanism is also
necessary for multichip wireless systems. However, there are two challenges in designing a robust
and traffic-aware MAC for multichip systems. Firstly, in a multichip system, the robustness of the
MAC plays a vital role. Unlike multicore systems containing alternative routes to the destination,
in a multichip system, the wireless interconnection is the only medium of communication among
the chips. A failure to the wireless interconnect can result in disconnecting a chip from other chips.
Hence, multiple WIs can be placed on a chip to increase connectivity among the chips. If one WIs
in a chip fails permanently, data can be re-routed via the other WIs in the same chip. Hence, in
case of multichip systems robustness in MAC should be supported by dynamic routing. Secondly,
unlike multicore environment, the traffic characteristics and requirements for multichip
communication is different. Information exchange between components in a multichip system can
be either control information or data exchange. Control information required for tasks such as
cache coherency protocol, synchronization, thread migrations typically require sporadic but low
latency time sensitive communication. Whereas, read and writes between processing engines and
memory elements and require a higher volume of data exchange. This situation is aggravated with
a larger variation in traffic demand among the WIs in a multichip system. Thus, for WIs with
latency sensitive control information with low traffic demand should be allowed to transmit earlier
that a WI with data packets with high traffic demand. In such case, based on the type of data in the
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Fig. 5.1. Buffer and link utilization for 8x8 Mesh network with uniform random
traffic [7]
WIs, ordering between the WIs can be also adjusted dynamically in an epoch. Hence, the trafficaware adaptive MAC should not only allocate transmission slots to the WIs but also determine the
order of the WIs in which they will transfer in an epoch. Considering these challenges, the goal of
this work is to design robust and traffic-aware MAC mechanism for multichip systems.
Traffic-Aware WiNoC with Dynamic Wireline and Wireless Links
In this work, we envision the design of a WiNoC architecture where both the wireline and
wireless links are dynamically adaptive to the traffic demand. For this work, we first intend to
design a dynamic wireline NoC that is adaptive to the traffic demands of the routers. Then, using
this solution and overlaying it with the dynamic wireless links from chapter 4, we can design a
traffic-aware WiNoC with dynamic wireline and wireless links.
As mentioned in chapter 4, due the bursty and self-similar nature of the NoC traffic, the
traffic demand in the WIs varies both spatially and temporally. Such variation is also observable
in the wireline routers of a regular mesh based NoC. The spatial variation in the utilization of the
NoC buffers and links for a wireline mesh with uniform random traffic is shown in Fig. 5.1. As
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can be seen from the figure, the buffers and links in the central part of the network are utilized
more compared to the ones at the edges. Therefore, routers within the network have different
percentage of utilization. Authors in [7], uses this observation and proposes heterogeneous
network consisting of two types of routers. Authors propose to increase the buffer capacity and
link bandwidth for the routers handling more traffic compared to the routers that handles less
traffic. However, the proposed solution is agnostic of the temporal variation in traffic demand of
the NoC routers. Moreover, increasing the buffer size will also increase in router power. However,
by using bidirectional ports in the NoC routers, and configuring the ports based on the traffic
demand, can improve the performance and energy efficiency of the wireline network. However,
the challenges accompanied with this works is given below:
1. In order to configure the ports in a NoC router, a new router micro architecture is
required. The router should contain a configuration logic based on the local traffic
demand information.
2. To negotiate the flow directions between adjacent routers, a channel direction control
(CDC) mechanism is required. After, the volume of the flow is determined by the
routers, they should communicate and negotiate the final flow directions.
3. A reconfiguration period is required to be determined after which the adjacent routers
negotiate their flow direction and volume.
Finally, the designed wireline NoC architecture will be augmented with the dynamic
wireless links and a traffic-aware WiNoC architecture will be designed and evaluated across
different synthetic and application specific traffic patterns.
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